diff options
| author | Bin Meng <bmeng.cn@gmail.com> | 2021-06-04 18:35:42 +0300 |
|---|---|---|
| committer | Anup Patel <anup@brainfault.org> | 2021-06-11 08:46:46 +0300 |
| commit | a03ea2e2b1e5e81c018c4ebcce34e241eb2c6b90 (patch) | |
| tree | 2da1d8ab0491215626be0032d210c89ef5b13386 | |
| parent | f30b18944e900174bfa9a372ed9d344256891e3a (diff) | |
| download | opensbi-a03ea2e2b1e5e81c018c4ebcce34e241eb2c6b90.tar.xz | |
platform: andes/ae350: Cosmetic fixes in plicsw.c
- %s/CLINT/PLICSW
- replace '.' with a space
- add a space around * in plicsw_cold_ipi_init()
Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
Reviewed-by: Anup Patel <anup.patel@wdc.com>
| -rw-r--r-- | platform/andes/ae350/plicsw.c | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/platform/andes/ae350/plicsw.c b/platform/andes/ae350/plicsw.c index d07df28..4df7317 100644 --- a/platform/andes/ae350/plicsw.c +++ b/platform/andes/ae350/plicsw.c @@ -83,7 +83,7 @@ void plicsw_ipi_clear(u32 target_hart) if (plicsw_ipi_hart_count <= target_hart) return; - /* Clear CLINT IPI */ + /* Clear PLICSW IPI */ plicsw_claim(); plicsw_complete(); } @@ -108,10 +108,10 @@ int plicsw_cold_ipi_init(unsigned long base, u32 hart_count) /* Setup source priority */ uint32_t *priority = (void *)base + PLICSW_PRIORITY_BASE; - for (int i = 0; i < AE350_HART_COUNT*PLICSW_PENDING_PER_HART; i++) + for (int i = 0; i < AE350_HART_COUNT * PLICSW_PENDING_PER_HART; i++) writel(1, &priority[i]); - /* Setup target enable.*/ + /* Setup target enable */ uint32_t enable_mask = PLICSW_HART_MASK; for (int i = 0; i < AE350_HART_COUNT; i++) { |