summaryrefslogtreecommitdiff
path: root/drivers/clk/tegra
diff options
context:
space:
mode:
authorStephen Boyd <sboyd@codeaurora.org>2016-11-10 04:08:28 +0300
committerStephen Boyd <sboyd@codeaurora.org>2016-11-10 04:10:32 +0300
commitcbf2e548ca8ad4bb274d014e9a70bd841d29948e (patch)
tree2a96bb0a385ea5cae53c845266b9f2f989989fa2 /drivers/clk/tegra
parent84558ff77067e761e9e1bc70fff79079c12d5ac9 (diff)
downloadlinux-cbf2e548ca8ad4bb274d014e9a70bd841d29948e.tar.xz
clk: qcom: ipq806x: Fix board clk rates
The clocks on these boards run at 25 MHz, not 19.2 and 27 like other platforms. Unfortunately I copy/pasted from other similar SoCs but forgot this one is different. Fix it. Fixes: a085f877a882 ("clk: qcom: Move cxo/pxo/xo into dt files") Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
Diffstat (limited to 'drivers/clk/tegra')
0 files changed, 0 insertions, 0 deletions