index
:
BMC/Intel-BMC/linux.git
dev
dev-4.10
dev-4.13
dev-4.17
dev-4.18
dev-4.19
dev-4.3
dev-4.4
dev-4.6
dev-4.7
dev-5.0
dev-5.1
dev-5.10-intel
dev-5.10.46-intel
dev-5.10.49-intel
dev-5.14-intel
dev-5.15-intel
dev-5.2
dev-5.3
dev-5.4
dev-5.7
dev-5.8
dev-5.8-intel
master
Intel OpenBMC Linux kernel source tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
arc
/
kernel
/
intc-arcv2.c
Age
Commit message (
Expand
)
Author
Files
Lines
2019-06-19
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 500
Thomas Gleixner
1
-5
/
+1
2019-02-25
ARCv2: Add explcit unaligned access support (and ability to disable too)
Eugeniy Paltsev
1
-1
/
+1
2019-02-21
ARCv2: support manual regfile save on interrupts
Vineet Gupta
1
-0
/
+2
2017-08-29
ARCv2: SMP: Mask only private-per-core IRQ lines on boot at core intc
Alexey Brodkin
1
-2
/
+9
2017-08-11
arc: Mask individual IRQ lines during core INTC init
Alexey Brodkin
1
-0
/
+3
2017-02-06
ARCv2: intc: Set default priority for all core interrupts
Yuriy Kolerov
1
-1
/
+11
2017-02-06
ARCv2: intc: Use runtime value of irq count for setting up intc
Vineet Gupta
1
-11
/
+17
2017-02-06
ARC: [intc-*]: confine NR_CPU_IRQS to intc code
Vineet Gupta
1
-0
/
+2
2017-02-06
ARCv2: intc: Use ARC_REG_STATUS32 for addressing STATUS32 reg
Yuriy Kolerov
1
-1
/
+1
2017-01-05
ARC: IRQ: Use hwirq instead of virq in mask/unmask
Yuriy Kolerov
1
-3
/
+3
2016-12-14
ARCv2: intc: default all interrupts to priority 1
Vineet Gupta
1
-6
/
+4
2016-10-01
ARCv2: intc: Use kflag if STATUS32.IE must be reset
Yuriy Kolerov
1
-1
/
+1
2016-05-09
ARC: [intc-*] switch to linear domain
Vineet Gupta
1
-2
/
+6
2016-05-09
ARC: [intc-*] Do a domain lookup in primary handler for hwirq -> linux virq
Vineet Gupta
1
-3
/
+6
2016-02-10
ARCv2: intc: Allow interruption by lowest priority interrupt
Vineet Gupta
1
-17
/
+24
2015-12-12
ARCv2: intc: Fix random perf irq disabling in SMP setup
Vineet Gupta
1
-2
/
+13
2015-07-09
arc:irqchip: prepare for drivers/irqchip/irqchip.h removal
Joël Porquet
1
-1
/
+0
2015-06-22
ARCv2: SMP: Support ARConnect (MCIP) for Inter-Core-Interrupts et al
Vineet Gupta
1
-1
/
+1
2015-06-22
ARCv2: [intc] HS38 core interrupt controller
Vineet Gupta
1
-0
/
+143