index
:
BMC/Intel-BMC/linux.git
dev
dev-4.10
dev-4.13
dev-4.17
dev-4.18
dev-4.19
dev-4.3
dev-4.4
dev-4.6
dev-4.7
dev-5.0
dev-5.1
dev-5.10-intel
dev-5.10.46-intel
dev-5.10.49-intel
dev-5.14-intel
dev-5.15-intel
dev-5.2
dev-5.3
dev-5.4
dev-5.7
dev-5.8
dev-5.8-intel
master
Intel OpenBMC Linux kernel source tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
arm
/
mach-omap2
/
omap-secure.c
Age
Commit message (
Expand
)
Author
Files
Lines
2021-03-17
ARM: OMAP4: PM: update ROM return address for OSWR and OFF
Carlos Leija
1
-0
/
+39
2020-04-11
change email address for Pali Rohár
Pali Rohár
1
-1
/
+1
2020-01-13
ARM: OMAP2+: Use ARM SMC Calling Convention when OP-TEE is available
Andrew F. Davis
1
-0
/
+27
2020-01-13
ARM: OMAP2+: Introduce check for OP-TEE in omap_secure_init()
Andrew F. Davis
1
-0
/
+19
2020-01-13
ARM: OMAP2+: Add omap_secure_init callback hook for secure initialization
Andrew F. Davis
1
-0
/
+4
2019-06-19
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 500
Thomas Gleixner
1
-5
/
+1
2017-12-07
ARM: omap2: hide omap3_save_secure_ram on non-OMAP3 builds
Arnd Bergmann
1
-0
/
+2
2017-11-28
ARM: OMAP2+: Fix SRAM virt to phys translation for save_secure_ram_context
Tony Lindgren
1
-0
/
+19
2013-10-08
RX-51: Add support for OMAP3 ROM Random Number Generator
Pali Rohár
1
-0
/
+11
2013-10-08
ARM: OMAP3: RX-51: ARM errata 430973 workaround
Pali Rohár
1
-0
/
+65
2012-10-19
ARM: OMAP: Move plat/omap-secure.h locally to mach-omap2
Lokesh Vutla
1
-1
/
+0
2012-10-09
ARM: OMAP2+: Round of the carve out memory requested to section_size
R Sricharan
1
-2
/
+2
2012-09-21
ARM: OMAP2+: Make omap-secure.h local
Tony Lindgren
1
-1
/
+1
2012-04-13
ARM: OMAP: add includes for missing prototypes
Paul Walmsley
1
-0
/
+1
2012-01-13
ARM: Add arm_memblock_steal() to allocate memory away from the kernel
Russell King
1
-11
/
+2
2011-12-08
ARM: OMAP: PM: Add support to allocate the memory for secure RAM
Santosh Shilimkar
1
-0
/
+29
2011-12-08
ARM: OMAP: Add Secure HAL and monitor mode API infrastructure.
Santosh Shilimkar
1
-0
/
+52