index
:
BMC/Intel-BMC/linux.git
dev
dev-4.10
dev-4.13
dev-4.17
dev-4.18
dev-4.19
dev-4.3
dev-4.4
dev-4.6
dev-4.7
dev-5.0
dev-5.1
dev-5.10-intel
dev-5.10.46-intel
dev-5.10.49-intel
dev-5.14-intel
dev-5.15-intel
dev-5.2
dev-5.3
dev-5.4
dev-5.7
dev-5.8
dev-5.8-intel
master
Intel OpenBMC Linux kernel source tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
riscv
/
kernel
/
Makefile
Age
Commit message (
Expand
)
Author
Files
Lines
2022-03-02
riscv: fix oops caused by irqsoff latency tracer
Changbin Du
1
-0
/
+2
2021-08-12
riscv: kexec: do not add '-mno-relax' flag if compiler doesn't support it
Changbin Du
1
-1
/
+1
2021-05-06
Merge tag 'riscv-for-linus-5.13-mw0' of git://git.kernel.org/pub/scm/linux/ke...
Linus Torvalds
1
-0
/
+6
2021-04-26
RISC-V: Add crash kernel support
Nick Kossifidis
1
-0
/
+1
2021-04-26
RISC-V: Add kdump support
Nick Kossifidis
1
-1
/
+1
2021-04-26
RISC-V: Add kexec support
Nick Kossifidis
1
-0
/
+5
2021-03-10
riscv: syscall_table: Reduce W=1 compilation warnings noise
Nanyong Sun
1
-0
/
+1
2021-01-15
riscv: Add kprobes supported
Guo Ren
1
-0
/
+1
2021-01-15
riscv: Fixup patch_text panic in ftrace
Guo Ren
1
-0
/
+1
2021-01-15
riscv: Fixup wrong ftrace remove cflag
Guo Ren
1
-2
/
+2
2020-12-11
riscv: kernel: Drop unused clean rule
Kefeng Wang
1
-2
/
+0
2020-10-03
RISC-V: Add EFI runtime services
Atish Patra
1
-0
/
+2
2020-08-20
RISC-V: Remove CLINT related code from timer and arch
Anup Patel
1
-1
/
+1
2020-07-30
riscv: Add jump-label implementation
Emil Renner Berthing
1
-0
/
+2
2020-05-18
riscv: Add KGDB support
Vincent Chen
1
-0
/
+1
2020-05-13
riscv: perf: RISCV_BASE_PMU should be independent
Kefeng Wang
1
-1
/
+1
2020-04-03
riscv: Add SOC early init support
Damien Le Moal
1
-0
/
+1
2020-04-03
riscv: Unaligned load/store handling for M_MODE
Damien Le Moal
1
-1
/
+1
2020-03-31
RISC-V: Support cpu hotplug
Atish Patra
1
-0
/
+1
2020-03-31
RISC-V: Add supported for ordered booting method using HSM
Atish Patra
1
-0
/
+3
2020-03-31
RISC-V: Add cpu_ops and modify default booting method
Atish Patra
1
-0
/
+2
2020-03-26
riscv: introduce interfaces to patch kernel code
Zong Li
1
-1
/
+3
2019-11-18
riscv: add nommu support
Christoph Hellwig
1
-2
/
+1
2019-11-18
riscv: provide native clint access for M-mode
Christoph Hellwig
1
-0
/
+1
2019-11-14
riscv: cleanup the default power off implementation
Christoph Hellwig
1
-0
/
+1
2019-09-05
riscv: Add support for perf registers sampling
Mao Han
1
-0
/
+1
2019-09-04
riscv: Add perf callchain support
Mao Han
1
-1
/
+2
2019-05-21
treewide: Add SPDX license identifier - Makefile/Kconfig
Thomas Gleixner
1
-0
/
+1
2019-03-27
RISC-V: Always compile mm/init.c with cmodel=medany and notrace
Anup Patel
1
-3
/
+0
2018-10-23
Allow to disable FPU support
Alan Kao
1
-1
/
+1
2018-10-23
Extract FPU context operations from entry.S
Alan Kao
1
-0
/
+1
2018-06-05
perf: riscv: preliminary RISC-V support
Alan Kao
1
-0
/
+2
2018-04-03
RISC-V: Fixes to module loading
Palmer Dabbelt
1
-0
/
+1
2018-04-03
RISC-V: Add sections of PLT and GOT for kernel module
Zong Li
1
-0
/
+1
2018-04-03
riscv/ftrace: Add dynamic function tracer support
Alan Kao
1
-2
/
+3
2018-01-31
riscv/ftrace: Add basic support
Alan Kao
1
-0
/
+7
2017-09-27
RISC-V: Build Infrastructure
Palmer Dabbelt
1
-0
/
+33