summaryrefslogtreecommitdiff
path: root/arch/x86/events/intel/core.c
AgeCommit message (Expand)AuthorFilesLines
2022-04-13perf/x86/intel: Don't extend the pseudo-encoding to GP countersKan Liang1-1/+5
2022-04-13perf/x86/intel: Update the FRONTEND MSR mask on Sapphire RapidsKan Liang1-1/+1
2022-02-08x86/perf: Default set FREEZE_ON_SMI for allPeter Zijlstra1-0/+13
2022-02-01perf/x86/intel: Add a quirk for the calculation of the number of counters on ...Kan Liang1-0/+13
2022-01-20perf: Protect perf_guest_cbs with RCUSean Christopherson1-3/+6
2021-11-25perf/x86/vlbr: Add c->flags to vlbr event constraintsLike Xu1-1/+3
2021-11-18perf/x86/intel: Fix ICL/SPR INST_RETIRED.PREC_DIST encodingsStephane Eranian1-2/+3
2021-10-01perf/x86/intel: Update event constraints for ICXKan Liang1-0/+1
2021-08-26perf/x86/intel: Replace deprecated CPU-hotplug functionsSebastian Andrzej Siewior1-4/+4
2021-08-06perf/x86/intel: Apply mid ACK for small coreKan Liang1-8/+15
2021-06-28Merge tag 'perf-core-2021-06-28' of git://git.kernel.org/pub/scm/linux/kernel...Linus Torvalds1-3/+12
2021-06-28Merge tag 'x86_cpu_for_v5.14_rc1' of git://git.kernel.org/pub/scm/linux/kerne...Linus Torvalds1-1/+7
2021-06-23perf/x86/intel: Fix instructions:ppp support in Sapphire RapidsKan Liang1-1/+3
2021-06-23perf/x86/intel: Add more events requires FRONTEND MSR on Sapphire RapidsKan Liang1-0/+2
2021-06-23perf/x86/intel: Fix fixed counter check warning for some Alder LakeKan Liang1-2/+7
2021-06-15x86/events/intel: Do not deploy TSX force abort workaround when TSX is deprec...Pawan Gupta1-1/+7
2021-05-18perf/x86: Avoid touching LBR_TOS MSR for Arch LBRLike Xu1-1/+1
2021-04-28Merge tag 'perf-core-2021-04-28' of git://git.kernel.org/pub/scm/linux/kernel...Linus Torvalds1-93/+596
2021-04-26Merge tag 'x86_cleanups_for_v5.13' of git://git.kernel.org/pub/scm/linux/kern...Linus Torvalds1-7/+7
2021-04-22perf/x86/kvm: Fix Broadwell Xeon stepping in isolation_ucodes[]Jim Mattson1-1/+1
2021-04-19perf/x86/intel: Add Alder Lake Hybrid supportKan Liang1-1/+254
2021-04-19perf/x86/intel: Add attr_update for Hybrid PMUsKan Liang1-6/+114
2021-04-19perf/x86: Register hybrid PMUsKan Liang1-2/+91
2021-04-19perf/x86/intel: Factor out intel_pmu_check_extra_regsKan Liang1-14/+21
2021-04-19perf/x86/intel: Factor out intel_pmu_check_event_constraintsKan Liang1-35/+47
2021-04-19perf/x86/intel: Factor out intel_pmu_check_num_countersKan Liang1-14/+24
2021-04-19perf/x86: Hybrid PMU support for extra_regsKan Liang1-6/+9
2021-04-19perf/x86: Hybrid PMU support for event constraintsKan Liang1-2/+3
2021-04-19perf/x86: Hybrid PMU support for unconstrainedKan Liang1-1/+1
2021-04-19perf/x86: Hybrid PMU support for countersKan Liang1-3/+5
2021-04-19perf/x86: Hybrid PMU support for intel_ctrlKan Liang1-5/+9
2021-04-19perf/x86/intel: Hybrid PMU support for perf capabilitiesKan Liang1-4/+18
2021-04-19perf/x86: Track pmu in per-CPU cpu_hw_eventsKan Liang1-1/+1
2021-03-22x86: Fix various typos in comments, take #2Ingo Molnar1-1/+1
2021-03-22Merge branch 'linus' into x86/cleanups, to resolve conflictIngo Molnar1-0/+3
2021-03-18x86: Fix various typos in commentsIngo Molnar1-6/+6
2021-03-16perf/x86/intel: Fix unchecked MSR access error caused by VLBR_EVENTKan Liang1-0/+3
2021-03-06perf/x86/intel: Set PERF_ATTACH_SCHED_CB for large PEBS and LBRKan Liang1-1/+4
2021-02-10perf/x86/kvm: Add Cascade Lake Xeon steppings to isolation_ucodes[]Jim Mattson1-0/+3
2021-02-01perf/x86/intel: Support CPUID 10.ECX to disable fixed countersKan Liang1-10/+24
2021-02-01perf/x86/intel: Add perf core PMU support for Sapphire RapidsKan Liang1-5/+302
2021-02-01perf/x86/intel: Filter unsupported Topdown metrics eventKan Liang1-2/+13
2021-02-01perf/x86/intel: Factor out intel_update_topdown_event()Kan Liang1-7/+13
2021-01-27perf/intel: Remove Perfmon-v4 counter_freezing supportPeter Zijlstra1-152/+0
2021-01-27x86/perf: Use static_call for x86_pmu.guest_get_msrsLike Xu1-20/+0
2020-12-09perf/x86/intel: Add Tremont Topdown supportKan Liang1-0/+14
2020-12-09perf/x86/intel: Fix rtm_abort_event encoding on Ice LakeKan Liang1-1/+1
2020-11-26Merge remote-tracking branch 'origin/master' into perf/corePeter Zijlstra1-4/+14
2020-11-09perf/x86/intel: Make anythread filter support conditionalStephane Eranian1-0/+10
2020-11-09perf/x86: Reduce stack usage for x86_pmu::drain_pebs()Peter Zijlstra1-1/+1
generated by cgit v1.2.3 (git 2.39.0) at 2024-09-02 18:00:44 +0300