summaryrefslogtreecommitdiff
path: root/meta-openbmc-mods/meta-common/recipes-bsp/u-boot/files/0028-Enabling-uart1-uart2-in-u-boot-for-BIOS-messages.patch
diff options
context:
space:
mode:
Diffstat (limited to 'meta-openbmc-mods/meta-common/recipes-bsp/u-boot/files/0028-Enabling-uart1-uart2-in-u-boot-for-BIOS-messages.patch')
-rw-r--r--meta-openbmc-mods/meta-common/recipes-bsp/u-boot/files/0028-Enabling-uart1-uart2-in-u-boot-for-BIOS-messages.patch59
1 files changed, 0 insertions, 59 deletions
diff --git a/meta-openbmc-mods/meta-common/recipes-bsp/u-boot/files/0028-Enabling-uart1-uart2-in-u-boot-for-BIOS-messages.patch b/meta-openbmc-mods/meta-common/recipes-bsp/u-boot/files/0028-Enabling-uart1-uart2-in-u-boot-for-BIOS-messages.patch
deleted file mode 100644
index 0113fc3fe..000000000
--- a/meta-openbmc-mods/meta-common/recipes-bsp/u-boot/files/0028-Enabling-uart1-uart2-in-u-boot-for-BIOS-messages.patch
+++ /dev/null
@@ -1,59 +0,0 @@
-From 41c08f1fcb5fa0b07ea541fc3d8bc322ddf8701d Mon Sep 17 00:00:00 2001
-From: AppaRao Puli <apparao.puli@linux.intel.com>
-Date: Mon, 13 May 2019 23:49:02 +0530
-Subject: [PATCH] Enabling uart1&uart2 in u-boot for BIOS messages
-
-Added uart init function in u-boot aspeed code
-to enable uart1 and uart2 for BIOS serial messages.
-
-Tested:
-Forced BMC to stop in u-boot( using Force Firmware Update
-Jumper), AC cycled system for multiple times, booted system
-to uefi, checked bios serial logs working fine and accessed
-keyboard in uefi without any issues.
-
-Signed-off-by: AppaRao Puli <apparao.puli@linux.intel.com>
-
----
- board/aspeed/ast-g5/ast-g5-intel.c | 21 +++++++++++++++++++++
- 1 file changed, 21 insertions(+)
-
-diff --git a/board/aspeed/ast-g5/ast-g5-intel.c b/board/aspeed/ast-g5/ast-g5-intel.c
-index 812e3ef..e68ab85 100644
---- a/board/aspeed/ast-g5/ast-g5-intel.c
-+++ b/board/aspeed/ast-g5/ast-g5-intel.c
-@@ -453,6 +453,26 @@ void ast_g5_intel_late_init(void)
- update_bootargs_cmd("special", NULL);
- }
-
-+static void uart_init(void)
-+{
-+ u32 val;
-+
-+ /* Enable UART1 and UART2 for BIOS messages */
-+ val = ast_scu_read(AST_SCU_FUN_PIN_CTRL2);
-+
-+ /* UART1 */
-+ val |= (SCU_FUN_PIN_UART1_NCTS | SCU_FUN_PIN_UART1_NDCD |
-+ SCU_FUN_PIN_UART1_NDSR | SCU_FUN_PIN_UART1_NRI |
-+ SCU_FUN_PIN_UART1_NDTR | SCU_FUN_PIN_UART1_NRTS |
-+ SCU_FUN_PIN_UART1_TXD | SCU_FUN_PIN_UART1_RXD);
-+ /* UART2 */
-+ val |= (SCU_FUN_PIN_UART2_NCTS | SCU_FUN_PIN_UART2_NDCD |
-+ SCU_FUN_PIN_UART2_NDSR | SCU_FUN_PIN_UART2_NRI |
-+ SCU_FUN_PIN_UART2_NDTR | SCU_FUN_PIN_UART2_NRTS |
-+ SCU_FUN_PIN_UART2_TXD | SCU_FUN_PIN_UART2_RXD);
-+ ast_scu_write(val, AST_SCU_FUN_PIN_CTRL2);
-+}
-+
- static void pwm_init(void)
- {
- uint32_t val;
-@@ -521,6 +541,7 @@ extern void espi_init(void);
- extern void kcs_init(void);
- void ast_g5_intel(void)
- {
-+ uart_init();
- pwm_init();
- gpio_init(gpio_table, ARRAY_SIZE(gpio_table));
- espi_init();