summaryrefslogtreecommitdiff
path: root/meta-intel-openbmc/meta-common/recipes-core
AgeCommit message (Collapse)AuthorFilesLines
2021-08-13meta-intel-openbmc: prep for new override syntaxJae Hyun Yoo2-9/+9
Ran `scripts/contrib/convert-overrides.py` from upstream Yocto and fixed up a few by hand that were missed. Tested: Built s2600wf. Signed-off-by: Jae Hyun Yoo <jae.hyun.yoo@linux.intel.com> Change-Id: I983385c8cdd4e2727c5c1a3d56952d6ac7fd89cc
2021-04-21libpeci: srcrev bump 8fc53d7cef..ff44e549c4Andrew Geissler1-1/+1
Jason M. Bills (1): peci_cmds: add loop option Change-Id: I2416d0c17f123769fc137838188dfafa97c00d7a Signed-off-by: Andrew Geissler <openbmcbump-github@yahoo.com>
2021-03-24host-error-monitor: srcrev bump c90570ab1a..4a6e45c4c2Andrew Geissler1-1/+1
Jason M. Bills (16): Add base monitor class for the new architecture Add base GPIO polling class for the new architecture Move common functions to host_error_monitor.hpp Add error_monitors with a sample signal Move SMI monitor to the new architecture Move CPU Mismatch monitor to the new architecture Move ERR0 and ERR1 monitor to the new architecture Move ERR2 monitor to the new architecture Move IERR monitor to the new architecture Add base GPIO class for the new architecture Move CPU Thermtip monitor to the new architecture Move Memory Thermtip monitor to the new architecture Move VR Hot monitor to the new architecture Move PCH Thermtrip monitor to the new architecture Clean up host_error_monitor.cpp Fix signal monitor init when power-control is not available Change-Id: Ie63bddc27e050754bff3b10451d4d43c6d1e5387 Signed-off-by: Andrew Geissler <openbmcbump-github@yahoo.com>
2021-03-08libpeci: srcrev bump adf056af63..8fc53d7cefAndrew Geissler1-1/+1
Jason M. Bills (1): Update to the latest peci-ioctl.h Change-Id: I7afece380915c2c0e01828bf46e546c7fa5ed9d5 Signed-off-by: Andrew Geissler <openbmcbump-github@yahoo.com>
2021-02-26libpeci: srcrev bump bc641112ab..adf056af63Andrew Geissler1-1/+1
Jae Hyun Yoo (1): Fix PECI ioctl number Change-Id: Iaaba339f4f9e1d3199fb3e85313d05e054ffc642 Signed-off-by: Andrew Geissler <openbmcbump-github@yahoo.com>
2021-02-04libpeci: srcrev bump c965e72c67..bc641112abAndrew Geissler1-1/+1
Jason M. Bills (2): Return an error for invalid target addresses Initialize variables Change-Id: I7f4a4759ea4bf4202a4bbbf2f90d496f8345da81 Signed-off-by: Andrew Geissler <openbmcbump-github@yahoo.com>
2021-01-25Move meta-intel to meta-intel-openbmcEd Tanous3-0/+38
meta-intel conflicts with the upstream yocto meta layer of the same name. This commit renames meta-intel to meta-intel-openbmc and updates all the relevant bblayers files with the new name. This is to pave the way for allowing the yocto meta-intel in the tree, which would allow the use of generic-x86 machine type, which would allow building and running tests natively. Signed-off-by: Ed Tanous <edtanous@google.com> Change-Id: Ia19a7a4a10245c1c2f85f6da216997cb6a836daa
generated by cgit v1.2.3 (git 2.39.0) at 2024-07-22 07:52:40 +0300