| Age | Commit message (Collapse) | Author | Files | Lines |
|---|
|
Commit included
- Added sbe hreset procedure.
- refershed sbe error xmls with latest.
Signed-off-by: Jayanth Othayoth <ojayanth@in.ibm.com>
Change-Id: I9ad4c08aeed55d3345c5523e1e05c9ecc51a08f0
|
|
Commits included
- RAS Review updates
- fix build issues related to xml syntax
- Release tag & head commit information updated for hw093021a.opmst10
- SBE Dump procedure updates.
Signed-off-by: Jayanth Othayoth <ojayanth@in.ibm.com>
Change-Id: I53873c603c0441a11611eec057392854075a5eba
|
|
Commit included.
- Release tag & head commit information updated for hw071421a.opmst10
- Gard the clock on CBS_NOT_IN_IDLE_STATE error
- SW528598 - Unmask MCFIR bit 5
- Supporing 48 bit target type for SBE FFDC
- RAS Review: p10_do_fw_hb_istep.xml
- RAS Review: p10_ram_errors.xml
- RAS Review: p10_block_wakeup_intr_errors.xml
- RAS Review: p10_qme_sram_access_errors.xml
- RAS Review: p10_query_core_stop_state.xml
- Release tag & head commit information updated for hw071221a.opmst10
- RAS Review: p10_scomt_errors.xml
- p10_fbc_eff_config -- calculate tsnoop based on core, mc, pau freqs
- RAS Review: p10_query_host_meminfo_errors.xml
- p10_sbe_scrach_regs -- raise DD2 PAU frequency to support high frequency sorts
- Define ATTR_MRW_FREQ_SYSTEM_CORE_FLOOR_MHZ for per system control
- RAS Review: p10_qme_customize_errors.xml
- RAS Review - p10_tod
- Release tag & head commit information updated for hw070921a.opmst10
- Change MFG OMI screen test to use x4 downgrade
- Add null pointer check to FFDC gathering functions
- Release tag & head commit information updated for hw070721a.opmst10
- Minor attribute cleanup
- Minor attribute cleanup
- Add type for MDS Media Controller Device
- Allow multicast targets for target ffdc in fapi error xml
- Add correct FFDC info for RNG regs
- Release tag & head commit information updated for hw070521a.opmst10
- p10_frequency_buckets -- adjust DDR 2933 mesh clock speed constant
- p10_mss_eff_grouping RAS updates
- Release tag & head commit information updated for hw063021a.opmst10
- Using uint8_t variable for CLOCK_POS FFDC
- p10.pci.scan.initfile -- updates for HW 507934
- P10 Dynamic VIO Setpoint
- Release tag & head commit information updated for hw062821a.opmst10
- Adding simple clock detector check
- Fix for defect SW521078
- QME: enable MMA dynamic mode
- Release tag & head commit information updated for hw062521a.opmst10
- PPB HWP: Bug fix in handling unsorted parts
- P10 RAS Review io_init_done, io_lib, io_power, omi_init, omi_train_check
- DD2 updates. For meas seeprom use bkp for all errors as upd is not possible
- Release tag & head commit information updated for hw062321a.opmst10
- p10_sbe_gptr_time_initf -- swap PAUC DTS constants
- Release tag & head commit information updated for hw062121a.opmst10
- Release tag & head commit information updated for hw061821a.opmst10
- DD2 ABUS CCM updates
- RCS Setup Updates
Signed-off-by: Jayanth Othayoth <ojayanth@in.ibm.com>
Change-Id: Ic5b7eb3eca9236d26979fc2e60d498f5e27d6032
|
|
Hardware procedures(HWP) are C++ code that does all of the
hardware accesses required to test and initialize the
POWER based host hardware. Also provides the xml files,
which includes initialisation data. These procedures and xml
files are provided by the hardware team.
This commits enables the POWER based devicetree build,
to add support for the required HWP attributes xml file
with respective directory structures.
Repository : https://github.com/open-power/pub-ekb
Signed-off-by: Jayanth Othayoth <ojayanth@in.ibm.com>
Change-Id: I216fa41f8994562f24adcea9b349494fa3db70e9
|
