1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
|
From b6f1f040f515a43d1903f4c4020032dfe436670d Mon Sep 17 00:00:00 2001
From: Kuiying Wang <kuiying.wang@intel.com>
Date: Sun, 27 Sep 2020 17:45:56 +0800
Subject: [PATCH] Fix issue on host console is broken due to BMC reset by
watchdog.
obmc-console service changed uart routing to support SOL.
UART routing must be changed to normal, when BMC reset happens,
as BMC reset must be treated as SOL connection closure.
User needs to establish a new SOL connection after BMC reset,
and routing will be initialized for SOL at that time.
Which need several seconds (depends on BMC cycle time),
or even never been recoverred if stopped at u-boot shell.
error situaton as below:
root@intel-obmc:~# devmem 0x1e78909c
0x03450003
root@intel-obmc:~# /sbin/watchdog -T 0 -F /dev/watchdog1
U-Boot 2016.07 (Aug 25 2020 - 05:24:44 +0000)
SOC : AST2500-A2
RST : 0x08 (WDT2)
PLL : 24 MHz
CPU : 792 MHz
MEM : 792 MHz, EEC: Disable, Cache: Disable
VGA : 16 MiB
DRAM : init by SOC
Watchdog enabled
DRAM: 496 MiB
Flash: 64 MiB
In: serial
Out: serial
Err: serial
Un-Protected 1 sectors
Un-Protected 1 sectors
Erasing Flash...
. done
Erased 1 sectors
Writing to Flash... done
Protected 1 sectors
Protected 1 sectors
Net: MAC0 : RMII/NCSI
MAC1 : RGMII
FTGMAC100#0, FTGMAC100#1
ast#
ast#
ast# md 0x1e78909c
1e78909c: 03450003 ffceff00 19000000 00000000
Tested:
u-boot could reset HICRA 0x1e78909c
correct situation as below:
root@intel-obmc:~# devmem 0x1e78909c
0x03450003
root@intel-obmc:~# /sbin/watchdog -T 0 -F /dev/watchdog1
U-Boot 2016.07 (Sep 27 2020 - 09:34:20 +0000)
SOC : AST2500-A2
RST : 0x08 (WDT2)
PLL : 24 MHz
CPU : 792 MHz
MEM : 792 MHz, EEC: Disable, Cache: Disable
VGA : 16 MiB
DRAM : init by SOC
Watchdog enabled
DRAM: 496 MiB
Flash: 64 MiB
In: serial
Out: serial
Err: serial
Un-Protected 1 sectors
Un-Protected 1 sectors
Erasing Flash...
. done
Erased 1 sectors
Writing to Flash... done
Protected 1 sectors
Protected 1 sectors
Net: MAC0 : RMII/NCSI
MAC1 : RGMII
FTGMAC100#0, FTGMAC100#1
ast#
ast#
ast# md 0x1e78909c
1e78909c: 00000000 ffceff00 19000000 00000000
Signed-off-by: Kuiying Wang <kuiying.wang@intel.com>
---
arch/arm/include/asm/arch-aspeed/regs-lpc.h | 1 +
board/aspeed/ast-g5/ast-g5.c | 3 +++
2 files changed, 4 insertions(+)
diff --git a/arch/arm/include/asm/arch-aspeed/regs-lpc.h b/arch/arm/include/asm/arch-aspeed/regs-lpc.h
index b0162ae4f3..b4d3da2906 100644
--- a/arch/arm/include/asm/arch-aspeed/regs-lpc.h
+++ b/arch/arm/include/asm/arch-aspeed/regs-lpc.h
@@ -18,6 +18,7 @@
*/
#define AST_LPC_HICR5 0x80
+#define AST_LPC_HICRA 0x9C
#define AST_LPC_HICRB 0x100
/* AST_LPC_HICR5 : 0x80 Host Interface Control Register 5 */
diff --git a/board/aspeed/ast-g5/ast-g5.c b/board/aspeed/ast-g5/ast-g5.c
index 00bd92ae5f..4c5997ab8a 100644
--- a/board/aspeed/ast-g5/ast-g5.c
+++ b/board/aspeed/ast-g5/ast-g5.c
@@ -45,6 +45,9 @@ int board_init(void)
val |= LPC_HICRB_ILPC2AHB;
writel(val, AST_LPC_BASE + AST_LPC_HICRB);
+ /* Reset UART routing */
+ writel(0x0, AST_LPC_BASE + AST_LPC_HICRA);
+
/* P2A, PCIe BMC */
val = readl(AST_SCU_BASE + AST_SCU_PCIE_CONFIG_SET);
val &= ~(SCU_PCIE_CONFIG_SET_BMC_DMA
--
2.17.1
|
