summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorAndré Draszik <andre.draszik@linaro.org>2024-04-30 12:49:48 +0300
committerKrzysztof Kozlowski <krzysztof.kozlowski@linaro.org>2024-05-03 11:36:55 +0300
commit8120dc4656aedf86c24e1b5776f84fdd9f8ece80 (patch)
treef337af7068c53112a8d46c73611af5cc5ea62552
parent42e3f188b238b7fb1c42dee8b4dc4107cbb321e2 (diff)
downloadlinux-8120dc4656aedf86c24e1b5776f84fdd9f8ece80.tar.xz
arm64: dts: exynos: gs101: specify bus clock for pinctrl_hsi2
This bus clock is needed for pinctrl register access to work. Add it. Signed-off-by: André Draszik <andre.draszik@linaro.org> Reviewed-by: Tudor Ambarus <tudor.ambarus@linaro.org> Link: https://lore.kernel.org/r/20240430-samsung-pinctrl-busclock-dts-v2-3-14fc988139dd@linaro.org Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
-rw-r--r--arch/arm64/boot/dts/exynos/google/gs101.dtsi2
1 files changed, 2 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/exynos/google/gs101.dtsi b/arch/arm64/boot/dts/exynos/google/gs101.dtsi
index 878e05a865a0..9edda5b94abc 100644
--- a/arch/arm64/boot/dts/exynos/google/gs101.dtsi
+++ b/arch/arm64/boot/dts/exynos/google/gs101.dtsi
@@ -1333,6 +1333,8 @@
pinctrl_hsi2: pinctrl@14440000 {
compatible = "google,gs101-pinctrl";
reg = <0x14440000 0x00001000>;
+ clocks = <&cmu_hsi2 CLK_GOUT_HSI2_GPIO_HSI2_PCLK>;
+ clock-names = "pclk";
interrupts = <GIC_SPI 503 IRQ_TYPE_LEVEL_HIGH 0>;
};