summaryrefslogtreecommitdiff
path: root/Documentation/devicetree/bindings/crypto/mediatek-crypto.txt
diff options
context:
space:
mode:
authorRyder Lee <ryder.lee@mediatek.com>2016-12-19 05:20:45 +0300
committerHerbert Xu <herbert@gondor.apana.org.au>2016-12-27 12:51:31 +0300
commitfb91a661d99f460f2ea4c7f23ed47f56863ca1d1 (patch)
tree1068a0644af07744e3e842b8532782c81a5b3a4a /Documentation/devicetree/bindings/crypto/mediatek-crypto.txt
parent785e5c616c849ec3615b3e86427f736315008b75 (diff)
downloadlinux-fb91a661d99f460f2ea4c7f23ed47f56863ca1d1.tar.xz
crypto: mediatek - add DT bindings documentation
Add DT bindings documentation for the crypto driver Signed-off-by: Ryder Lee <ryder.lee@mediatek.com> Acked-by: Rob Herring <robh@kernel.org> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
Diffstat (limited to 'Documentation/devicetree/bindings/crypto/mediatek-crypto.txt')
-rw-r--r--Documentation/devicetree/bindings/crypto/mediatek-crypto.txt27
1 files changed, 27 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/crypto/mediatek-crypto.txt b/Documentation/devicetree/bindings/crypto/mediatek-crypto.txt
new file mode 100644
index 000000000000..c204725e5873
--- /dev/null
+++ b/Documentation/devicetree/bindings/crypto/mediatek-crypto.txt
@@ -0,0 +1,27 @@
+MediaTek cryptographic accelerators
+
+Required properties:
+- compatible: Should be "mediatek,eip97-crypto"
+- reg: Address and length of the register set for the device
+- interrupts: Should contain the five crypto engines interrupts in numeric
+ order. These are global system and four descriptor rings.
+- clocks: the clock used by the core
+- clock-names: the names of the clock listed in the clocks property. These are
+ "ethif", "cryp"
+- power-domains: Must contain a reference to the PM domain.
+
+
+Example:
+ crypto: crypto@1b240000 {
+ compatible = "mediatek,eip97-crypto";
+ reg = <0 0x1b240000 0 0x20000>;
+ interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_LOW>,
+ <GIC_SPI 83 IRQ_TYPE_LEVEL_LOW>,
+ <GIC_SPI 84 IRQ_TYPE_LEVEL_LOW>,
+ <GIC_SPI 91 IRQ_TYPE_LEVEL_LOW>,
+ <GIC_SPI 97 IRQ_TYPE_LEVEL_LOW>;
+ clocks = <&topckgen CLK_TOP_ETHIF_SEL>,
+ <&ethsys CLK_ETHSYS_CRYPTO>;
+ clock-names = "ethif","cryp";
+ power-domains = <&scpsys MT2701_POWER_DOMAIN_ETH>;
+ };