summaryrefslogtreecommitdiff
path: root/Documentation/devicetree/bindings/timer/st,stm32-timer.yaml
diff options
context:
space:
mode:
authorBenjamin Gaignard <benjamin.gaignard@st.com>2019-10-14 12:23:16 +0300
committerRob Herring <robh@kernel.org>2019-10-14 20:19:26 +0300
commitbfbcbf88f9dbfec0690849aa2d3c429ccafc2aa7 (patch)
tree8f55f3fa8303c88bbfd0ad4ddf0c59bda76a6655 /Documentation/devicetree/bindings/timer/st,stm32-timer.yaml
parentbf5c3ae18e4d73376ab892db4515ce6d55efb458 (diff)
downloadlinux-bfbcbf88f9dbfec0690849aa2d3c429ccafc2aa7.tar.xz
dt-bindings: timer: Convert stm32 timer bindings to json-schema
Convert the STM32 timer binding to DT schema format using json-schema Signed-off-by: Benjamin Gaignard <benjamin.gaignard@st.com> Signed-off-by: Rob Herring <robh@kernel.org>
Diffstat (limited to 'Documentation/devicetree/bindings/timer/st,stm32-timer.yaml')
-rw-r--r--Documentation/devicetree/bindings/timer/st,stm32-timer.yaml47
1 files changed, 47 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/timer/st,stm32-timer.yaml b/Documentation/devicetree/bindings/timer/st,stm32-timer.yaml
new file mode 100644
index 000000000000..176aa3c9baf8
--- /dev/null
+++ b/Documentation/devicetree/bindings/timer/st,stm32-timer.yaml
@@ -0,0 +1,47 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/timer/st,stm32-timer.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: STMicroelectronics STM32 general-purpose 16 and 32 bits timers bindings
+
+maintainers:
+ - Benjamin Gaignard <benjamin.gaignard@st.com>
+
+properties:
+ compatible:
+ const: st,stm32-timer
+
+ reg:
+ maxItems: 1
+
+ interrupts:
+ maxItems: 1
+
+ clocks:
+ maxItems: 1
+
+ resets:
+ maxItems: 1
+
+required:
+ - compatible
+ - reg
+ - interrupts
+ - clocks
+
+additionalProperties: false
+
+examples:
+ - |
+ #include <dt-bindings/interrupt-controller/arm-gic.h>
+ #include <dt-bindings/clock/stm32mp1-clks.h>
+ timer: timer@40000c00 {
+ compatible = "st,stm32-timer";
+ reg = <0x40000c00 0x400>;
+ interrupts = <50>;
+ clocks = <&clk_pmtr1>;
+ };
+
+...