diff options
author | Biju Das <biju.das@bp.renesas.com> | 2017-12-18 21:22:41 +0300 |
---|---|---|
committer | Simon Horman <horms+renesas@verge.net.au> | 2017-12-20 14:52:37 +0300 |
commit | 0ed33948cb43193ba3dbdff8e521f84326669405 (patch) | |
tree | ee89aef58060821a599b90e1167bed9d1a86cfb3 /arch/arm/boot/dts/iwg20d-q7-common.dtsi | |
parent | b4b2094511166d904e6f15df8eff9d2776bf138c (diff) | |
download | linux-0ed33948cb43193ba3dbdff8e521f84326669405.tar.xz |
ARM: dts: iwg20d-q7-common: Sound DMA support via DVC on DTS
DMA transfer uses DVC
DMA DMApp
[MEM] -> [SRC] -> [DVC] -> [SSIU] -> [SSI]
DMA DMApp
[MEM] <- [DVC] <- [SRC] <- [SSIU] <- [SSI]
Signed-off-by: Biju Das <biju.das@bp.renesas.com>
Reviewed-by: Fabrizio Castro <fabrizio.castro@bp.renesas.com>
Acked-by: Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
Diffstat (limited to 'arch/arm/boot/dts/iwg20d-q7-common.dtsi')
-rw-r--r-- | arch/arm/boot/dts/iwg20d-q7-common.dtsi | 27 |
1 files changed, 25 insertions, 2 deletions
diff --git a/arch/arm/boot/dts/iwg20d-q7-common.dtsi b/arch/arm/boot/dts/iwg20d-q7-common.dtsi index 952b79e1b391..66954aaf2c47 100644 --- a/arch/arm/boot/dts/iwg20d-q7-common.dtsi +++ b/arch/arm/boot/dts/iwg20d-q7-common.dtsi @@ -8,6 +8,29 @@ * kind, whether express or implied. */ +/* + * SSI-SGTL5000 + * + * This command is required when Playback/Capture + * + * amixer set "DVC Out" 100% + * amixer set "DVC In" 100% + * + * You can use Mute + * + * amixer set "DVC Out Mute" on + * amixer set "DVC In Mute" on + * + * You can use Volume Ramp + * + * amixer set "DVC Out Ramp Up Rate" "0.125 dB/64 steps" + * amixer set "DVC Out Ramp Down Rate" "0.125 dB/512 steps" + * amixer set "DVC Out Ramp" on + * aplay xxx.wav & + * amixer set "DVC Out" 80% // Volume Down + * amixer set "DVC Out" 100% // Volume Up + */ + / { aliases { serial0 = &scif0; @@ -208,8 +231,8 @@ rcar_sound,dai { dai0 { - playback = <&ssi1 &src3>; - capture = <&ssi0 &src2>; + playback = <&ssi1 &src3 &dvc1>; + capture = <&ssi0 &src2 &dvc0>; }; }; }; |