summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/omap3-igep.dtsi
diff options
context:
space:
mode:
authorRoger Quadros <rogerq@ti.com>2016-02-23 19:37:25 +0300
committerTony Lindgren <tony@atomide.com>2016-02-26 21:32:14 +0300
commit44e4716499b8988a20ba99ba5c871cdbf1c819fd (patch)
treed1c4994201c69bbfa7d8d4443e2533d9dfd059c3 /arch/arm/boot/dts/omap3-igep.dtsi
parent6607fac8f45a33a2b66c64c90d7c37d39d6f0d69 (diff)
downloadlinux-44e4716499b8988a20ba99ba5c871cdbf1c819fd.tar.xz
ARM: dts: omap3: Fix NAND device nodes
Add compatible id, GPMC register resource and interrupt resource to NAND controller nodes. The GPMC node will provide an interrupt controller for the NAND IRQs. Signed-off-by: Roger Quadros <rogerq@ti.com> Signed-off-by: Tony Lindgren <tony@atomide.com>
Diffstat (limited to 'arch/arm/boot/dts/omap3-igep.dtsi')
-rw-r--r--arch/arm/boot/dts/omap3-igep.dtsi6
1 files changed, 5 insertions, 1 deletions
diff --git a/arch/arm/boot/dts/omap3-igep.dtsi b/arch/arm/boot/dts/omap3-igep.dtsi
index 3caf062f882c..81aec9926d76 100644
--- a/arch/arm/boot/dts/omap3-igep.dtsi
+++ b/arch/arm/boot/dts/omap3-igep.dtsi
@@ -95,8 +95,12 @@
&gpmc {
nand@0,0 {
+ compatible = "ti,omap2-nand";
+ reg = <0 0 4>; /* CS0, offset 0, IO size 4 */
+ interrupt-parent = <&gpmc>;
+ interrupts = <0 IRQ_TYPE_NONE>, /* fifoevent */
+ <1 IRQ_TYPE_NONE>; /* termcount */
linux,mtd-name= "micron,mt29c4g96maz";
- reg = <0 0 4>; /* CS0, offset 0, IO size 4 */
nand-bus-width = <16>;
gpmc,device-width = <2>;
ti,nand-ecc-opt = "bch8";