summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/r8a7745-iwg22d-sodimm.dts
diff options
context:
space:
mode:
authorBiju Das <biju.das@bp.renesas.com>2017-12-20 23:02:05 +0300
committerSimon Horman <horms+renesas@verge.net.au>2017-12-21 14:24:49 +0300
commit6f41d5e0872e4b55a5352ff79ab2452bff306753 (patch)
treec5d9436bfe1f008dbe4d107f0209b0ead0ae1005 /arch/arm/boot/dts/r8a7745-iwg22d-sodimm.dts
parent5ce5faa6fcf8b643ab91f48b972fd850f33d8f57 (diff)
downloadlinux-6f41d5e0872e4b55a5352ff79ab2452bff306753.tar.xz
ARM: dts: iwg22d-sodimm: Sound DMA support via DVC on DTS
DMA transfer uses DVC DMA DMApp [MEM] -> [SRC] -> [DVC] -> [SSIU] -> [SSI] DMA DMApp [MEM] <- [DVC] <- [SRC] <- [SSIU] <- [SSI] Signed-off-by: Biju Das <biju.das@bp.renesas.com> Reviewed-by: Fabrizio Castro <fabrizio.castro@bp.renesas.com> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
Diffstat (limited to 'arch/arm/boot/dts/r8a7745-iwg22d-sodimm.dts')
-rw-r--r--arch/arm/boot/dts/r8a7745-iwg22d-sodimm.dts27
1 files changed, 25 insertions, 2 deletions
diff --git a/arch/arm/boot/dts/r8a7745-iwg22d-sodimm.dts b/arch/arm/boot/dts/r8a7745-iwg22d-sodimm.dts
index 2cac57c7c44d..a4058f4cfbcd 100644
--- a/arch/arm/boot/dts/r8a7745-iwg22d-sodimm.dts
+++ b/arch/arm/boot/dts/r8a7745-iwg22d-sodimm.dts
@@ -8,6 +8,29 @@
* kind, whether express or implied.
*/
+/*
+ * SSI-SGTL5000
+ *
+ * This command is required when Playback/Capture
+ *
+ * amixer set "DVC Out" 100%
+ * amixer set "DVC In" 100%
+ *
+ * You can use Mute
+ *
+ * amixer set "DVC Out Mute" on
+ * amixer set "DVC In Mute" on
+ *
+ * You can use Volume Ramp
+ *
+ * amixer set "DVC Out Ramp Up Rate" "0.125 dB/64 steps"
+ * amixer set "DVC Out Ramp Down Rate" "0.125 dB/512 steps"
+ * amixer set "DVC Out Ramp" on
+ * aplay xxx.wav &
+ * amixer set "DVC Out" 80% // Volume Down
+ * amixer set "DVC Out" 100% // Volume Up
+ */
+
/dts-v1/;
#include "r8a7745-iwg22m.dtsi"
@@ -183,8 +206,8 @@
rcar_sound,dai {
dai0 {
- playback = <&ssi3 &src3>;
- capture = <&ssi4 &src4>;
+ playback = <&ssi3 &src3 &dvc0>;
+ capture = <&ssi4 &src4 &dvc1>;
};
};
};