summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/socionext/uniphier-ld20-ref.dts
diff options
context:
space:
mode:
authorMasahiro Yamada <yamada.masahiro@socionext.com>2018-04-27 07:25:18 +0300
committerMasahiro Yamada <yamada.masahiro@socionext.com>2018-04-28 18:33:42 +0300
commit8b82b66e68b32dd8e22a04db6a0494bfdd65156f (patch)
treec5a702979b6dc2ed9bb95f5e459cf86ec8ef126e /arch/arm64/boot/dts/socionext/uniphier-ld20-ref.dts
parentf4e5200fc0d7dad75c688e7ccc0652481a916df5 (diff)
downloadlinux-8b82b66e68b32dd8e22a04db6a0494bfdd65156f.tar.xz
arm64: dts: uniphier: stabilize ethernet of LD20 reference board
Currently, the ethernet RGMII mode on the LD20 reference board is unstable. The default drive-strength of ethernet TX pins is too strong because there is no dumping resistor on the TX lines on the board. Weaken the drive-strength to make the ethernet more stable. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
Diffstat (limited to 'arch/arm64/boot/dts/socionext/uniphier-ld20-ref.dts')
-rw-r--r--arch/arm64/boot/dts/socionext/uniphier-ld20-ref.dts8
1 files changed, 8 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/socionext/uniphier-ld20-ref.dts b/arch/arm64/boot/dts/socionext/uniphier-ld20-ref.dts
index 2c1a92fafbfb..440c2e6a638b 100644
--- a/arch/arm64/boot/dts/socionext/uniphier-ld20-ref.dts
+++ b/arch/arm64/boot/dts/socionext/uniphier-ld20-ref.dts
@@ -67,3 +67,11 @@
reg = <0>;
};
};
+
+&pinctrl_ether_rgmii {
+ tx {
+ pins = "RGMII_TXCLK", "RGMII_TXD0", "RGMII_TXD1",
+ "RGMII_TXD2", "RGMII_TXD3", "RGMII_TXCTL";
+ drive-strength = <9>;
+ };
+};