summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/toshiba
diff options
context:
space:
mode:
authorNobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp>2021-04-20 08:38:27 +0300
committerNobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp>2022-05-10 05:11:07 +0300
commit34f7c6e7d4396090692a09789db231e12cb4762b (patch)
tree512f34898162833470ce42bf16869b9567cadc4e /arch/arm64/boot/dts/toshiba
parent3123109284176b1532874591f7c81f3837bbdc17 (diff)
downloadlinux-34f7c6e7d4396090692a09789db231e12cb4762b.tar.xz
arm64: dts: visconti: Add clock controller support for TMPV7708
Adds node of clock controller support for Toshiba Visconti TMPV7708. Signed-off-by: Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp> Link: https://lore.kernel.org/r/20220421080143.2135566-1-nobuhiro1.iwamatsu@toshiba.co.jp/
Diffstat (limited to 'arch/arm64/boot/dts/toshiba')
-rw-r--r--arch/arm64/boot/dts/toshiba/tmpv7708.dtsi21
1 files changed, 21 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/toshiba/tmpv7708.dtsi b/arch/arm64/boot/dts/toshiba/tmpv7708.dtsi
index 01d7ee61ad25..1683113a3c43 100644
--- a/arch/arm64/boot/dts/toshiba/tmpv7708.dtsi
+++ b/arch/arm64/boot/dts/toshiba/tmpv7708.dtsi
@@ -7,6 +7,7 @@
*
*/
+#include <dt-bindings/clock/toshiba,tmpv770x.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
@@ -182,6 +183,12 @@
#clock-cells = <0>;
};
+ osc2_clk: osc2-clk {
+ compatible = "fixed-clock";
+ clock-frequency = <20000000>;
+ #clock-cells = <0>;
+ };
+
soc {
#address-cells = <2>;
#size-cells = <2>;
@@ -216,6 +223,20 @@
interrupt-parent = <&gic>;
};
+ pipllct: clock-controller@24220000 {
+ compatible = "toshiba,tmpv7708-pipllct";
+ reg = <0 0x24220000 0 0x820>;
+ #clock-cells = <1>;
+ clocks = <&osc2_clk>;
+ };
+
+ pismu: syscon@24200000 {
+ compatible = "toshiba,tmpv7708-pismu", "syscon";
+ reg = <0 0x24200000 0 0x2140>;
+ #clock-cells = <1>;
+ #reset-cells = <1>;
+ };
+
uart0: serial@28200000 {
compatible = "arm,pl011", "arm,primecell";
reg = <0 0x28200000 0 0x1000>;