summaryrefslogtreecommitdiff
path: root/arch
diff options
context:
space:
mode:
authorWill Simoneau <simoneau@ele.uri.edu>2011-07-16 21:45:12 +0400
committerDavid S. Miller <davem@davemloft.net>2011-07-16 21:45:12 +0400
commit1ef48593bd6a508984d1270a1075532628bfd9c8 (patch)
tree4cc0cdc07616becf7f60e5fa7438c916d30f6dbe /arch
parent6d999da4d2610460fc5f5ce498f1483b40cc6679 (diff)
downloadlinux-1ef48593bd6a508984d1270a1075532628bfd9c8.tar.xz
sparc: sun4m SMP: fix wrong shift instruction in IPI handler
This shift instruction appears to be shifting in the wrong direction. Without this change, my SparcStation-20MP hangs just after bringing up the second CPU: Entering SMP Mode... Starting CPU 2 at f02b4e90 Brought up 2 CPUs Total of 2 processors activated (99.52 BogoMIPS). *** stuck *** Signed-off-by: Will Simoneau <simoneau@ele.uri.edu> Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'arch')
-rw-r--r--arch/sparc/kernel/entry.S2
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/sparc/kernel/entry.S b/arch/sparc/kernel/entry.S
index 9fe08a1ea6c6..f445e98463e6 100644
--- a/arch/sparc/kernel/entry.S
+++ b/arch/sparc/kernel/entry.S
@@ -293,7 +293,7 @@ maybe_smp4m_msg:
WRITE_PAUSE
wr %l4, PSR_ET, %psr
WRITE_PAUSE
- sll %o3, 28, %o2 ! shift for simpler checks below
+ srl %o3, 28, %o2 ! shift for simpler checks below
maybe_smp4m_msg_check_single:
andcc %o2, 0x1, %g0
beq,a maybe_smp4m_msg_check_mask