summaryrefslogtreecommitdiff
path: root/drivers/clk/clk-axi-clkgen.c
diff options
context:
space:
mode:
authorAlexandru Ardelean <alexandru.ardelean@analog.com>2021-02-01 18:12:42 +0300
committerStephen Boyd <sboyd@kernel.org>2021-02-09 05:13:12 +0300
commit324a810583ffec3e5c6e7e35bc202904d362e71b (patch)
tree9c509095b1b58009fd865b79d722edbb7e004233 /drivers/clk/clk-axi-clkgen.c
parent5c8fe583cce542aa0b84adc939ce85293de36e5e (diff)
downloadlinux-324a810583ffec3e5c6e7e35bc202904d362e71b.tar.xz
clk: axi-clkgen: replace ARCH dependencies with driver deps
The intent is to be able to run this driver to access the IP core in setups where FPGA board is also connected via a PCIe bus. In such cases the number of combinations explodes, where the host system can be an x86 with Xilinx Zynq/ZynqMP/Microblaze board connected via PCIe. Or even a ZynqMP board with a ZynqMP/Zynq/Microblaze connected via PCIe. To accommodate for these cases, this change removes the limitation for this driver to be compilable only on Zynq/Microblaze architectures. And adds dependencies on the mechanisms required by the driver to work (OF and HAS_IOMEM). Signed-off-by: Dragos Bogdan <dragos.bogdan@analog.com> Signed-off-by: Alexandru Ardelean <alexandru.ardelean@analog.com> Link: https://lore.kernel.org/r/20210201151245.21845-2-alexandru.ardelean@analog.com Acked-by: Michal Simek <michal.simek@xilinx.com> Reviewed-by: Moritz Fischer <mdf@kernel.org> Signed-off-by: Stephen Boyd <sboyd@kernel.org>
Diffstat (limited to 'drivers/clk/clk-axi-clkgen.c')
0 files changed, 0 insertions, 0 deletions