summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/display/dc/dml/dcn20/dcn20_fpu.c
diff options
context:
space:
mode:
authorDillon Varone <dillon.varone@amd.com>2022-03-09 02:45:08 +0300
committerAlex Deucher <alexander.deucher@amd.com>2022-06-03 23:44:14 +0300
commit9761843250f1367043ae2a483461af287aecc879 (patch)
treefea0ce5787697298ad3d91db867ab06bfd2ebe0f /drivers/gpu/drm/amd/display/dc/dml/dcn20/dcn20_fpu.c
parenta839a73b18157fe30eb4acd2a1f1ffdb890762ff (diff)
downloadlinux-9761843250f1367043ae2a483461af287aecc879.tar.xz
drm/amd/display: Various DML fixes to enable higher timings
Fixes to enable higher rate timings for DCN3.2.x. Signed-off-by: Dillon Varone <dillon.varone@amd.com> Signed-off-by: Chaitanya Dhere <chaitanya.dhere@amd.com> Signed-off-by: Nevenko Stupar <Nevenko.Stupar@amd.com> Acked-by: Jerry Zuo <jerry.zuo@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Diffstat (limited to 'drivers/gpu/drm/amd/display/dc/dml/dcn20/dcn20_fpu.c')
-rw-r--r--drivers/gpu/drm/amd/display/dc/dml/dcn20/dcn20_fpu.c27
1 files changed, 2 insertions, 25 deletions
diff --git a/drivers/gpu/drm/amd/display/dc/dml/dcn20/dcn20_fpu.c b/drivers/gpu/drm/amd/display/dc/dml/dcn20/dcn20_fpu.c
index 8d4c74b0fc90..eeec40f6fd0a 100644
--- a/drivers/gpu/drm/amd/display/dc/dml/dcn20/dcn20_fpu.c
+++ b/drivers/gpu/drm/amd/display/dc/dml/dcn20/dcn20_fpu.c
@@ -1018,31 +1018,8 @@ int dcn20_populate_dml_pipes_from_context(
pipes[pipe_cnt].pipe.dest.pixel_rate_mhz *= 2;
pipes[pipe_cnt].pipe.dest.otg_inst = res_ctx->pipe_ctx[i].stream_res.tg->inst;
pipes[pipe_cnt].dout.dp_lanes = 4;
- if (res_ctx->pipe_ctx[i].stream->link) {
- switch (res_ctx->pipe_ctx[i].stream->link->cur_link_settings.link_rate) {
- case LINK_RATE_HIGH:
- pipes[pipe_cnt].dout.dp_rate = dm_dp_rate_hbr;
- break;
- case LINK_RATE_HIGH2:
- pipes[pipe_cnt].dout.dp_rate = dm_dp_rate_hbr2;
- break;
- case LINK_RATE_HIGH3:
- pipes[pipe_cnt].dout.dp_rate = dm_dp_rate_hbr3;
- break;
- case LINK_RATE_UHBR10:
- pipes[pipe_cnt].dout.dp_rate = dm_dp_rate_uhbr10;
- break;
- case LINK_RATE_UHBR13_5:
- pipes[pipe_cnt].dout.dp_rate = dm_dp_rate_uhbr13p5;
- break;
- case LINK_RATE_UHBR20:
- pipes[pipe_cnt].dout.dp_rate = dm_dp_rate_uhbr20;
- break;
- default:
- pipes[pipe_cnt].dout.dp_rate = dm_dp_rate_na;
- break;
- }
- }
+ if (res_ctx->pipe_ctx[i].stream->link)
+ pipes[pipe_cnt].dout.dp_rate = dm_dp_rate_na;
pipes[pipe_cnt].dout.is_virtual = 0;
pipes[pipe_cnt].pipe.dest.vtotal_min = res_ctx->pipe_ctx[i].stream->adjust.v_total_min;
pipes[pipe_cnt].pipe.dest.vtotal_max = res_ctx->pipe_ctx[i].stream->adjust.v_total_max;