diff options
| author | Yong Wu <yong.wu@mediatek.com> | 2019-08-24 06:02:05 +0300 |
|---|---|---|
| committer | Joerg Roedel <jroedel@suse.de> | 2019-08-30 16:57:27 +0300 |
| commit | 567e58cf96dda2cc1d8dbdafbc1c089b5ea2be25 (patch) | |
| tree | 1312bad1c20a913f134b602b9ce73f79f421f84d /drivers/iommu/mtk_iommu_v1.c | |
| parent | 4f0a1a1ae35197e9b7a6d11b4e881bcfe973ad8f (diff) | |
| download | linux-567e58cf96dda2cc1d8dbdafbc1c089b5ea2be25.tar.xz | |
memory: mtk-smi: Add bus_sel for mt8183
There are 2 mmu cells in a M4U HW. we could adjust some larbs entering
mmu0 or mmu1 to balance the bandwidth via the smi-common register
SMI_BUS_SEL(0x220)(Each larb occupy 2 bits).
In mt8183, For better performance, we switch larb1/2/5/7 to enter
mmu1 while the others still keep enter mmu0.
In mt8173 and mt2712, we don't get the performance issue,
Keep its default value(0x0), that means all the larbs enter mmu0.
Note: smi gen1(mt2701/mt7623) don't have this bus_sel.
And, the base of smi-common is completely different with smi_ao_base
of gen1, thus I add new variable for that.
CC: Matthias Brugger <matthias.bgg@gmail.com>
Signed-off-by: Yong Wu <yong.wu@mediatek.com>
Reviewed-by: Evan Green <evgreen@chromium.org>
Reviewed-by: Matthias Brugger <matthias.bgg@gmail.com>
Signed-off-by: Joerg Roedel <jroedel@suse.de>
Diffstat (limited to 'drivers/iommu/mtk_iommu_v1.c')
0 files changed, 0 insertions, 0 deletions