diff options
author | Pi-Cheng Chen <pi-cheng.chen@linaro.org> | 2015-08-19 05:05:06 +0300 |
---|---|---|
committer | Rafael J. Wysocki <rafael.j.wysocki@intel.com> | 2015-09-01 16:50:20 +0300 |
commit | 1453863fb02a18900c9079fa2e4f02710bf46507 (patch) | |
tree | bf785b11ca80200266a65d95a0480f1c82ded5bf /drivers/video/fbdev/pxafb.c | |
parent | c9c96ae2c57d91ea2b73ef447fdd44c760a96d97 (diff) | |
download | linux-1453863fb02a18900c9079fa2e4f02710bf46507.tar.xz |
cpufreq: mediatek: Add MT8173 cpufreq driver
Mediatek MT8173 is an ARMv8 based quad-core (2*Cortex-A53 and
2*Cortex-A72) SoC with duall clusters. For each cluster, two voltage
inputs, Vproc and Vsram are supplied by two regulators. For the big
cluster, two regulators come from different PMICs. In this case, when
scaling voltage inputs of the cluster, the voltages of two regulator
inputs need to be controlled by software explicitly under the SoC
specific limitation:
100mV < Vsram - Vproc < 200mV
which is called 'voltage tracking' mechanism. And when scaling the
frequency of cluster clock input, the input MUX need to be parented to
another "intermediate" stable PLL first and reparented to the original
PLL once the original PLL is stable at the target frequency. This patch
implements those mechanisms to enable CPU DVFS support for Mediatek
MT8173 SoC.
Signed-off-by: Pi-Cheng Chen <pi-cheng.chen@linaro.org>
Acked-by: Viresh Kumar <viresh.kumar@linaro.org>
Signed-off-by: Rafael J. Wysocki <rafael.j.wysocki@intel.com>
Diffstat (limited to 'drivers/video/fbdev/pxafb.c')
0 files changed, 0 insertions, 0 deletions