diff options
author | Sowjanya Komatineni <skomatineni@nvidia.com> | 2020-01-14 10:24:15 +0300 |
---|---|---|
committer | Thierry Reding <treding@nvidia.com> | 2020-03-13 12:53:06 +0300 |
commit | 03e917b2a025d6a676af4c2ae9c410c049bda161 (patch) | |
tree | 9d7f47d4721d7f91211ab4fcb48521cc1fcbe908 /include/soc/tegra/pmc.h | |
parent | bd9638ed8e125482945a13a6d97522560edbc9b9 (diff) | |
download | linux-03e917b2a025d6a676af4c2ae9c410c049bda161.tar.xz |
soc/tegra: Add support for 32 kHz blink clock
Tegra PMC has blink control to output 32 kHz clock out to Tegra blink
pin. Blink pad DPD state and enable controls are part of Tegra PMC
register space.
Currently Tegra clock driver registers blink control by passing PMC
address and register offset to clk_register_gate which performs direct
PMC access during clk_ops and with this when PMC is in secure mode, any
access from non-secure world does not go through.
This patch adds blink control registration to the Tegra PMC driver using
PMC specific clock gate operations that use tegra_pmc_readl() and
tegra_pmc_writel() to support both secure mode and non-secure
mode PMC register access.
Tested-by: Dmitry Osipenko <digetx@gmail.com>
Reviewed-by: Dmitry Osipenko <digetx@gmail.com>
Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
Diffstat (limited to 'include/soc/tegra/pmc.h')
0 files changed, 0 insertions, 0 deletions