index
:
kernel/linux.git
linux-2.6.11.y
linux-2.6.12.y
linux-2.6.13.y
linux-2.6.14.y
linux-2.6.15.y
linux-2.6.16.y
linux-2.6.17.y
linux-2.6.18.y
linux-2.6.19.y
linux-2.6.20.y
linux-2.6.21.y
linux-2.6.22.y
linux-2.6.23.y
linux-2.6.24.y
linux-2.6.25.y
linux-2.6.26.y
linux-2.6.27.y
linux-2.6.28.y
linux-2.6.29.y
linux-2.6.30.y
linux-2.6.31.y
linux-2.6.32.y
linux-2.6.33.y
linux-2.6.34.y
linux-2.6.35.y
linux-2.6.36.y
linux-2.6.37.y
linux-2.6.38.y
linux-2.6.39.y
linux-3.0.y
linux-3.1.y
linux-3.10.y
linux-3.11.y
linux-3.12.y
linux-3.13.y
linux-3.14.y
linux-3.15.y
linux-3.16.y
linux-3.17.y
linux-3.18.y
linux-3.19.y
linux-3.2.y
linux-3.3.y
linux-3.4.y
linux-3.5.y
linux-3.6.y
linux-3.7.y
linux-3.8.y
linux-3.9.y
linux-4.0.y
linux-4.1.y
linux-4.10.y
linux-4.11.y
linux-4.12.y
linux-4.13.y
linux-4.14.y
linux-4.15.y
linux-4.16.y
linux-4.17.y
linux-4.18.y
linux-4.19.y
linux-4.2.y
linux-4.20.y
linux-4.3.y
linux-4.4.y
linux-4.5.y
linux-4.6.y
linux-4.7.y
linux-4.8.y
linux-4.9.y
linux-5.0.y
linux-5.1.y
linux-5.10.y
linux-5.11.y
linux-5.12.y
linux-5.13.y
linux-5.14.y
linux-5.15.y
linux-5.16.y
linux-5.17.y
linux-5.18.y
linux-5.19.y
linux-5.2.y
linux-5.3.y
linux-5.4.y
linux-5.5.y
linux-5.6.y
linux-5.7.y
linux-5.8.y
linux-5.9.y
linux-6.0.y
linux-6.1.y
linux-6.10.y
linux-6.2.y
linux-6.3.y
linux-6.4.y
linux-6.5.y
linux-6.6.y
linux-6.7.y
linux-6.8.y
linux-6.9.y
linux-rockchip-6.1.y
linux-rockchip-6.5.y
linux-rolling-lts
linux-rolling-stable
master
Linux kernel stable tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
riscv
/
include
/
asm
/
csr.h
Age
Commit message (
Expand
)
Author
Files
Lines
2023-07-04
Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt/kvm/kvm
Linus Torvalds
1
-0
/
+2
2023-06-08
riscv: Add new csr defines related to vector extension
Greentime Hu
1
-2
/
+16
2023-06-06
RISC-V: KVM: Redirect AMO load/store misaligned traps to guest
wchen
1
-0
/
+2
2023-05-05
Merge tag 'kvm-riscv-6.4-1' of https://github.com/kvm-riscv/linux into HEAD
Paolo Bonzini
1
-7
/
+100
2023-04-21
RISC-V: KVM: Drop the _MASK suffix from hgatp.VMID mask defines
Anup Patel
1
-6
/
+6
2023-04-21
RISC-V: Add AIA related CSR defines
Anup Patel
1
-1
/
+94
2023-03-23
riscv: entry: Convert to generic entry
Guo Ren
1
-1
/
+0
2022-08-12
RISC-V: Add Sstc extension support
Palmer Dabbelt
1
-0
/
+5
2022-08-12
RISC-V: Add SSTC extension CSR details
Atish Patra
1
-0
/
+5
2022-07-29
RISC-V: KVM: Add support for Svpbmt inside Guest/VM
Anup Patel
1
-0
/
+16
2022-06-01
Merge tag 'riscv-for-linus-5.19-mw0' of git://git.kernel.org/pub/scm/linux/ke...
Linus Torvalds
1
-0
/
+7
2022-05-20
RISC-V: KVM: Add Sv57x4 mode support for G-stage
Anup Patel
1
-0
/
+1
2022-04-26
riscv: compat: syscall: Add entry.S implementation
Guo Ren
1
-0
/
+7
2022-03-22
perf: RISC-V: Add support for SBI PMU and Sscofpmf
Palmer Dabbelt
1
-1
/
+65
2022-03-22
RISC-V: Add sscofpmf extension support
Atish Patra
1
-1
/
+7
2022-03-22
RISC-V: Add CSR encodings for all HPMCOUNTERS
Atish Patra
1
-0
/
+58
2022-02-15
riscv: mm: Set sv57 on defaultly
Qinglin Pan
1
-0
/
+1
2022-01-20
riscv: Implement sv48 support
Alexandre Ghiti
1
-2
/
+1
2021-10-04
RISC-V: Add hypervisor extension related CSR defines
Anup Patel
1
-0
/
+87
2021-04-26
riscv: Introduce alternative mechanism to apply errata solution
Vincent Chen
1
-0
/
+3
2021-02-19
RISC-V: Implement ASID allocator
Anup Patel
1
-0
/
+6
2020-05-05
RISC-V: Remove N-extension related defines
Anup Patel
1
-3
/
+0
2020-02-18
riscv: set pmp configuration if kernel is running in M-mode
Greentime Hu
1
-0
/
+12
2020-01-05
riscv: prefix IRQ_ macro names with an RV_ namespace
Paul Walmsley
1
-9
/
+9
2019-11-18
riscv: clear the instruction cache and all registers when booting
Christoph Hellwig
1
-0
/
+1
2019-11-18
riscv: read the hart ID from mhartid on boot
Damien Le Moal
1
-0
/
+1
2019-11-05
riscv: abstract out CSR names for supervisor vs machine mode
Christoph Hellwig
1
-10
/
+62
2019-06-05
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 286
Thomas Gleixner
1
-9
/
+1
2019-05-17
RISC-V: Access CSRs using CSR numbers
Anup Patel
1
-7
/
+25
2019-05-17
RISC-V: Add interrupt related SCAUSE defines in asm/csr.h
Anup Patel
1
-4
/
+17
2019-05-17
RISC-V: Use tabs to align macro values in asm/csr.h
Anup Patel
1
-38
/
+38
2018-08-13
RISC-V: add a definition for the SIE SEIE bit
Christoph Hellwig
1
-0
/
+1
2018-01-31
riscv: rename sptbr to satp
Christoph Hellwig
1
-7
/
+7
2018-01-08
riscv: rename SR_* constants to match the spec
Christoph Hellwig
1
-4
/
+4
2017-09-27
RISC-V: Generic library routines and assembly
Palmer Dabbelt
1
-0
/
+132