summaryrefslogtreecommitdiff
path: root/arch/riscv/kernel
AgeCommit message (Expand)AuthorFilesLines
2022-04-01Merge tag 'riscv-for-linus-5.18-mw1' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds11-35/+231
2022-04-01riscv: cpu.c: don't use kernel-doc markers for commentsRandy Dunlap1-2/+2
2022-03-31RISC-V: module: fix apply_r_riscv_rcv_branch_rela typoWu Caize1-2/+2
2022-03-31RISC-V: Declare per cpu boot data as staticAtish Patra1-1/+1
2022-03-31RISC-V: Fix a comment typo in riscv_of_parent_hartid()Atish Patra1-1/+1
2022-03-31riscv: Fix fill_callchain return valueNikita Shubin1-1/+1
2022-03-31RISC-V CPU Idle SupportPalmer Dabbelt6-24/+222
2022-03-31riscv: Rename "sp_in_global" to "current_stack_pointer"Kees Cook1-4/+2
2022-03-29Merge tag 'ptrace-cleanups-for-v5.18' of git://git.kernel.org/pub/scm/linux/k...Linus Torvalds2-5/+4
2022-03-25Merge tag 'riscv-for-linus-5.18-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds6-510/+182
2022-03-24Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt/kvm/kvmLinus Torvalds1-1/+1
2022-03-24Merge tag 'asm-generic-5.18' of git://git.kernel.org/pub/scm/linux/kernel/git...Linus Torvalds1-2/+2
2022-03-23RISC-V: add support for restartable sequencesPalmer Dabbelt2-0/+6
2022-03-23drivers/base/node: consolidate node device subsystem initialization in node_d...David Hildenbrand1-3/+0
2022-03-23RISC-V: Add support for restartable sequenceVincent Chen2-0/+6
2022-03-22perf: RISC-V: Add support for SBI PMU and SscofpmfPalmer Dabbelt4-486/+3
2022-03-22RISC-V: Add sscofpmf extension supportAtish Patra2-0/+3
2022-03-22RISC-V: Remove the current perf implementationAtish Patra2-486/+0
2022-03-18RISC-V: Provide a fraemework for RISC-V ISA extensionsPalmer Dabbelt2-23/+170
2022-03-17RISC-V: Improve /proc/cpuinfo output for ISA extensionsAtish Patra1-2/+63
2022-03-17RISC-V: Do no continue isa string parsing without correct XLENAtish Patra1-0/+5
2022-03-17RISC-V: Implement multi-letter ISA extension probing frameworkAtish Patra1-6/+16
2022-03-17RISC-V: Extract multi-letter extension names from "riscv, isa"Tsukasa OI1-8/+27
2022-03-17RISC-V: Minimal parser for "riscv, isa" stringsTsukasa OI1-11/+61
2022-03-17RISC-V: Correctly print supported extensionsTsukasa OI1-3/+5
2022-03-11RISC-V: Add SBI HSM suspend related definesAnup Patel1-1/+1
2022-03-11riscv: Fix auipc+jalr relocation range checksEmil Renner Berthing1-5/+16
2022-03-11resume_user_mode: Move to resume_user_mode.hEric W. Biederman1-2/+2
2022-03-10ptrace: Create ptrace_report_syscall_{entry,exit} in ptrace.hEric W. Biederman1-3/+2
2022-03-10RISC-V: Add SBI HSM suspend related definesAnup Patel1-1/+1
2022-03-10RISC-V: Add arch functions for non-retentive suspend entry/exitAnup Patel5-21/+216
2022-03-10RISC-V: Rename relocate() and make it globalAnup Patel1-3/+4
2022-03-10RISC-V: Enable CPU_IDLE driversAnup Patel1-1/+2
2022-02-25uaccess: fix type mismatch warnings from access_ok()Arnd Bergmann1-2/+2
2022-02-25riscv: fix oops caused by irqsoff latency tracerChangbin Du4-5/+45
2022-02-15riscv: mm: Set sv57 on defaultlyQinglin Pan1-1/+3
2022-02-14RISC-V: Fix IPI/RFENCE hmask on non-monotonic hartid orderingGeert Uytterhoeven1-18/+39
2022-02-14RISC-V: Fix handling of empty cpu masksGeert Uytterhoeven1-4/+4
2022-02-14RISC-V: Fix hartid mask handling for hartid 31 and upGeert Uytterhoeven1-3/+4
2022-02-10riscv: cpu-hotplug: clear cpu from numa map when teardownPingfan Liu1-0/+2
2022-02-04riscv: Fix XIP_FIXUP_FLASH_OFFSETMyrtle Shah1-6/+5
2022-02-04riscv: eliminate unreliable __builtin_frame_address(1)Changbin Du1-4/+5
2022-01-20RISC-V: Remove redundant err variableMinghao Chi1-3/+1
2022-01-20RISC-V: Do not use cpumask data structure for hartid bitmapAtish Patra3-94/+107
2022-01-20RISC-V: Move spinwait booting method to its own configAtish Patra4-5/+16
2022-01-20RISC-V: Move the entire hart selection via lottery to SMPAtish Patra1-2/+6
2022-01-20RISC-V: Use __cpu_up_stack/task_pointer only for spinwait methodAtish Patra4-21/+30
2022-01-20RISC-V: Do not print the SBI version during HSM extension boot printAtish Patra1-1/+1
2022-01-20RISC-V: Avoid using per cpu array for ordered bootingAtish Patra3-15/+33
2022-01-20RISC-V: Introduce sv48 support without relocatable kernelPalmer Dabbelt2-12/+14