summaryrefslogtreecommitdiff
path: root/arch/riscv
AgeCommit message (Expand)AuthorFilesLines
2023-06-21RISC-V: always report presence of extensions formerly part of the base ISAConor Dooley3-0/+25
2023-06-21RISC-V: remove decrement/increment dance in ISA string parserConor Dooley1-8/+6
2023-06-21RISC-V: rework comments in ISA string parserConor Dooley1-11/+59
2023-06-21RISC-V: validate riscv,isa at boot, not during ISA string parsingConor Dooley2-9/+11
2023-06-21RISC-V: split early & late of_node to hartid mappingConor Dooley3-2/+23
2023-06-21RISC-V: simplify register width check in ISA string parsingConor Dooley1-8/+7
2023-06-21Merge tag 'riscv-dt-for-v6.5-pt2' of https://git.kernel.org/pub/scm/linux/ker...Arnd Bergmann7-2/+504
2023-06-20Merge tag 'riscv-dt-for-v6.5' of https://git.kernel.org/pub/scm/linux/kernel/...Arnd Bergmann3-0/+93
2023-06-20Merge tag 'sunxi-dt-for-6.5-1' of https://git.kernel.org/pub/scm/linux/kernel...Arnd Bergmann1-0/+37
2023-06-20riscv: replace deprecated scall with ecallFangrui Song2-2/+2
2023-06-20riscv: uprobes: Restore thread.bad_causeTiezhu Yang1-0/+2
2023-06-20riscv: mm: try VMA lock-based page fault handling firstJisheng Zhang2-0/+34
2023-06-20RISC-V: KVM: Remove unneeded semicolonYang Li2-8/+8
2023-06-20RISC-V: KVM: Allow Svnapot extension for Guest/VMAnup Patel2-0/+3
2023-06-20riscv: mm: Pre-allocate PGD entries for vmalloc/modules areaBjörn Töpel2-14/+60
2023-06-20riscv/hugetlb: pte_alloc_huge() pte_offset_huge()Hugh Dickins1-2/+2
2023-06-20Merge patch series "RISC-V: Export Zba, Zbb to usermode via hwprobe"Palmer Dabbelt6-16/+71
2023-06-19riscv: kvm: define vcpu_sbi_ext_pmu in headerBen Dooks2-3/+4
2023-06-19RISC-V: KVM: Expose IMSIC registers as attributes of AIA irqchipAnup Patel4-2/+217
2023-06-19RISC-V: KVM: Add in-kernel virtualization of AIA IMSICAnup Patel3-36/+925
2023-06-19RISC-V: hwprobe: Expose Zba, Zbb, and ZbsEvan Green2-7/+44
2023-06-19RISC-V: Track ISA extensions per hartEvan Green2-6/+22
2023-06-19RISC-V: Add Zba, Zbs extension probingEvan Green3-0/+6
2023-06-19RISC-V: ACPI : Fix for usage of pointers in different address spaceSunil V L1-2/+2
2023-06-19riscv: hibernation: Remove duplicate call of suspend_restore_csrsSong Shuai1-1/+0
2023-06-19riscv: hibernation: Replace jalr with jr before suspend_restore_regsSong Shuai1-2/+2
2023-06-19riscv: dts: sort makefile entries by directoryConor Dooley1-3/+3
2023-06-18RISC-V: KVM: Expose APLIC registers as attributes of AIA irqchipAnup Patel4-0/+77
2023-06-18RISC-V: KVM: Add in-kernel emulation of AIA APLICAnup Patel3-14/+580
2023-06-18RISC-V: KVM: Implement device interface for AIA irqchipAnup Patel5-42/+770
2023-06-18RISC-V: KVM: Skeletal in-kernel AIA irqchip supportAnup Patel6-0/+158
2023-06-18RISC-V: KVM: Set kvm_riscv_aia_nr_hgei to zeroAnup Patel1-1/+9
2023-06-18RISC-V: KVM: Add APLIC related definesAnup Patel1-0/+58
2023-06-18RISC-V: KVM: Add IMSIC related definesAnup Patel2-2/+39
2023-06-18RISC-V: KVM: Implement guest external interrupt line managementAnup Patel4-1/+258
2023-06-17Merge patch series "Add Sipeed Lichee Pi 4A RISC-V board support"Conor Dooley9-6/+505
2023-06-17riscv: defconfig: enable T-HEAD SoCJisheng Zhang1-0/+1
2023-06-17riscv: dts: thead: add sipeed Lichee Pi 4A board device treeJisheng Zhang4-0/+73
2023-06-17riscv: dts: add initial T-HEAD TH1520 SoC device treeJisheng Zhang1-0/+422
2023-06-17riscv: Add the T-HEAD SoC family Kconfig optionJisheng Zhang1-0/+6
2023-06-14riscv: mm: stub extable related functions/macros for !MMUJisheng Zhang3-2/+11
2023-06-14riscv: say disabling zicbom if no or bad riscv,cbom-block-size foundBen Dooks1-2/+2
2023-06-13Merge tag 'mm-hotfixes-stable-2023-06-12-12-22' of git://git.kernel.org/pub/s...Linus Torvalds1-0/+5
2023-06-12riscv/purgatory: remove PGO flagsRicardo Ribalda1-0/+5
2023-06-10init: consolidate prototypes in linux/init.hArnd Bergmann2-4/+0
2023-06-09Merge tag 'riscv-for-linus-6.4-rc6' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds4-46/+39
2023-06-08riscv: fix kprobe __user string arg print fault issueRuan Jinjie1-0/+1
2023-06-08Merge patch series "riscv: Add vector ISA support"Palmer Dabbelt33-50/+1326
2023-06-08riscv: Enable Vector code to be builtGuo Ren2-1/+36
2023-06-08riscv: detect assembler support for .option archAndy Chiu1-1/+7