summaryrefslogtreecommitdiff
path: root/arch/x86/events
AgeCommit message (Expand)AuthorFilesLines
2019-11-12perf/x86/amd/ibs: Handle erratum #420 only on the affected CPU family (10h)Kim Phillips1-2/+4
2019-11-12perf/x86/amd/ibs: Fix reading of the IBS OpData register and thus precise RIP...Kim Phillips1-1/+1
2019-09-21perf/x86/amd/ibs: Fix sample bias for dispatched micro-opsKim Phillips1-3/+10
2019-09-21perf/x86/intel: Restrict period on NehalemJosh Hunt1-0/+6
2019-08-04perf/events/amd/uncore: Fix amd_uncore_llc ID to use pre-defined cpu_llc_idSuravee Suthikulpanit1-19/+2
2019-08-04perf/x86/amd/uncore: Get correct number of cores sharing last level cacheJanakarajan Natarajan1-3/+16
2019-08-04perf/x86/amd/uncore: Rename 'L2' to 'LLC'Janakarajan Natarajan1-49/+49
2019-06-22perf/x86/intel/ds: Fix EVENT vs. UEVENT PEBS constraintsStephane Eranian1-14/+14
2019-06-22perf/x86/intel: Allow PEBS multi-entry in watermark modeStephane Eranian1-1/+1
2019-05-14x86/cpu: Sanitize FAM6_ATOM namingPeter Zijlstra3-12/+14
2019-05-10perf/x86/intel: Fix handling of wakeup_events for multi-entry PEBSStephane Eranian1-1/+1
2019-05-08perf/x86/amd: Update generic hardware cache events for Family 17hKim Phillips1-3/+108
2019-04-27perf/x86/amd: Add event map for AMD Family 17hKim Phillips1-9/+26
2019-03-19perf/x86: Fixup typo in stub functionsPeter Zijlstra1-2/+2
2019-03-14perf/x86/intel: Generalize dynamic constraint creationPeter Zijlstra (Intel)1-21/+30
2019-03-14perf/x86/intel: Make cpuc allocations consistentPeter Zijlstra (Intel)3-22/+31
2019-02-20perf/x86: Add check_period PMU callbackJiri Olsa3-2/+37
2019-02-12perf/x86/intel: Delay memory deallocation until x86_pmu_dead_cpu()Peter Zijlstra1-2/+8
2019-02-12perf/x86/intel/uncore: Add Node ID maskKan Liang1-1/+3
2018-12-05perf/x86/intel: Add generic branch tracing check to intel_pmu_has_bts()Jiri Olsa2-18/+12
2018-12-05perf/x86/intel: Move branch tracing setup to the Intel-specific source fileJiri Olsa2-21/+40
2018-12-01perf/x86/intel/uncore: Add more IMC PCI IDs for KabyLake and CoffeeLake CPUsKan Liang1-1/+114
2018-11-10perf/x86/intel/uncore: Fix PCI BDF address of M3UPI on SKXKan Liang1-6/+6
2018-10-10perf/x86/intel: Add support/quirk for the MISPREDICT bit on Knights Landing CPUsJacek Tomaka1-0/+4
2018-10-04perf/x86/intel/lbr: Fix incomplete LBR call stackKan Liang2-6/+27
2018-09-05perf/x86/amd/ibs: Don't access non-started eventThomas Gleixner1-1/+5
2018-08-03perf/x86/intel/uncore: Correct fixed counter index check for NHMKan Liang1-1/+1
2018-08-03perf/x86/intel/uncore: Correct fixed counter index check in generic codeKan Liang1-1/+1
2018-05-30perf/x86/intel: Fix event update for auto-reloadKan Liang2-13/+94
2018-05-30perf/x86/intel: Fix large period handling on Broadwell CPUsKan Liang2-2/+2
2018-05-30perf/x86/intel: Properly save/restore the PMU state in the NMI handlerKan Liang1-1/+9
2018-05-30perf/x86/intel: Fix linear IP of PEBS real_ip on Haswell and later CPUsStephane Eranian1-8/+17
2018-05-16perf/x86: Fix possible Spectre-v1 indexing for x86_pmu::event_map()Peter Zijlstra1-0/+3
2018-05-16perf/x86/msr: Fix possible Spectre-v1 indexing in the MSR driverPeter Zijlstra1-3/+6
2018-05-16perf/x86/cstate: Fix possible Spectre-v1 indexing for pkg_msrPeter Zijlstra1-0/+2
2018-05-16perf/x86: Fix possible Spectre-v1 indexing for hw_perf_event cache_*Peter Zijlstra1-1/+4
2018-03-28perf/x86/intel/uncore: Fix multi-domain PCI CHA enumeration bug on Skylake se...Kan Liang1-14/+17
2018-03-28perf/x86/intel: Don't accidentally clear high bits in bdw_limit_period()Dan Carpenter1-1/+1
2018-03-28perf/x86/intel/uncore: Fix Skylake UPI event formatKan Liang1-1/+1
2018-02-25perf/x86: Shut up false-positive -Wmaybe-uninitialized warningArnd Bergmann1-2/+2
2018-02-22x86/cpu: Rename cpu_data.x86_mask to cpu_data.x86_steppingJia Zhang3-3/+3
2018-02-13kaiser: fix intel_bts perf crashesHugh Dickins1-11/+33
2018-01-31perf/x86/amd/power: Do not load AMD power module on !AMD platformsXiao Liang1-1/+1
2018-01-05KPTI: Rename to PAGE_TABLE_ISOLATIONKees Cook1-2/+2
2018-01-05kaiser: fix perf crashesHugh Dickins1-12/+45
2017-12-10perf/x86/intel: Account interrupts for PEBS errorsJiri Olsa1-1/+5
2017-08-30perf/x86/intel/rapl: Make package handling more robustThomas Gleixner1-33/+25
2017-08-07perf/x86: Set pmu->module in Intel PMU modulesDavid Carrillo-Cisneros3-0/+4
2017-07-05perf/x86: Reject non sampling events with precise_ipJiri Olsa1-0/+4
2017-07-05perf/x86/intel: Use ULL constant to prevent undefined shift behaviourColin King1-1/+1
generated by cgit v1.2.3 (git 2.39.0) at 2024-07-25 11:55:09 +0300