summaryrefslogtreecommitdiff
path: root/drivers/clk/imx
AgeCommit message (Expand)AuthorFilesLines
2022-01-13Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds5-16/+16
2022-01-12Merge branches 'clk-nvidia', 'clk-imx', 'clk-samsung' and 'clk-qcom' into clk...Stephen Boyd4-7/+8
2021-12-03clk: imx: use module_platform_driverMiles Chen2-2/+2
2021-12-03clk: imx: pllv1: fix kernel-doc notation for struct clk_pllv1Randy Dunlap1-9/+8
2021-11-22clk: imx8mp: Fix the parent clk of the audio_root_clkHui Wang1-1/+1
2021-11-22clk: imx8mn: Fix imx8mn_clko1_selsAdam Ford1-3/+3
2021-11-22clk: imx: Use div64_ul instead of do_divChangcheng Deng1-3/+3
2021-11-22clk: imx: imx8ulp: set suppress_bind_attrs to truePeng Fan1-0/+1
2021-11-06clk: imx8m: Do not set IMX_COMPOSITE_CORE for non-regular compositesAlexander Stein1-2/+2
2021-10-06clk: imx: Make CLK_IMX8ULP select MXC_CLKFabio Estevam1-0/+1
2021-10-01clk: imx: imx6ul: Fix csi clk gate registerStefan Riedmueller1-1/+6
2021-10-01clk: imx: imx6ul: Move csi_sel mux to correct base registerStefan Riedmueller1-1/+1
2021-10-01clk: imx: Fix the build break when clk-imx8ulp build as moduleJacky Bai3-0/+3
2021-09-30clk: imx: Add the pcc reset controller support on imx8ulpJacky Bai2-3/+123
2021-09-30clk: imx: Add clock driver for imx8ulpJacky Bai3-0/+467
2021-09-30clk: imx: Update the pfdv2 for 8ulp specific supportJacky Bai3-13/+21
2021-09-30clk: imx: disable the pfd when set pfdv2 clock rateJacky Bai1-2/+11
2021-09-30clk: imx: Add 'CLK_SET_RATE_NO_REPARENT' for composite-7ulpJacky Bai1-1/+1
2021-09-30clk: imx: disable i.mx7ulp composite clock during initializationAnson Huang1-0/+14
2021-09-30clk: imx: Update the compsite driver to support imx8ulpJacky Bai2-3/+64
2021-09-30clk: imx: Update the pllv4 to support imx8ulpJacky Bai3-13/+34
2021-09-30clk: imx: Rework imx_clk_hw_pll14xx wrapperAbel Vesa1-7/+3
2021-09-30clk: imx: Rework all imx_clk_hw_composite wrappersAbel Vesa2-32/+36
2021-09-30clk: imx: Rework all clk_hw_register_divider wrappersAbel Vesa1-18/+11
2021-09-30clk: imx: Rework all clk_hw_register_mux wrappersAbel Vesa1-46/+22
2021-09-30clk: imx: Rework all clk_hw_register_gate2 wrappersAbel Vesa1-51/+26
2021-09-17clk: imx: Rework all clk_hw_register_gate wrappersAbel Vesa1-41/+23
2021-09-17clk: imx: Make mux/mux2 clk based helpers use clk_hw based onesAbel Vesa1-20/+6
2021-09-17clk: imx: Remove unused helpersAbel Vesa1-103/+0
2021-09-03Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds7-21/+43
2021-09-02Merge branches 'clk-kirkwood', 'clk-imx', 'clk-doc', 'clk-zynq' and 'clk-rali...Stephen Boyd6-21/+42
2021-08-24clk: imx8mn: Add M7 core clockMarek Vasut1-0/+5
2021-08-24clk: imx8m: fix clock tree update of TF-A managed clocksAhmad Fatoum5-12/+28
2021-08-24clk: imx: clk-divider-gate: Switch to clk_divider.determine_rateMartin Blumenstingl1-5/+5
2021-08-24clk: imx8mn: use correct mux type for clkout pathLucas Stach1-2/+2
2021-08-24clk: imx8mm: use correct mux type for clkout pathLucas Stach1-2/+2
2021-08-12clk: fractional-divider: Hide clk_fractional_divider_ops from wide audienceAndy Shevchenko1-0/+1
2021-08-06clk: imx6q: fix uart earlycon unworkDong Aisheng1-1/+1
2021-06-14clk: imx8mq: remove SYS PLL 1/2 clock gatesLucas Stach1-38/+18
2021-06-14clk: imx: scu: Do not enable runtime PM for CPU clksNitin Garg1-12/+18
2021-06-14clk: imx: scu: add parent save and restoreDong Aisheng1-1/+28
2021-06-14clk: imx: scu: Only save DC SS clock using non-cached clock rateAnson Huang1-1/+8
2021-06-14clk: imx: scu: Add A72 frequency scaling supportAnson Huang1-1/+3
2021-06-14clk: imx: scu: Add A53 frequency scaling supportAnson Huang1-2/+2
2021-06-14clk: imx: scu: bypass pi_pll enable status restoreDong Aisheng1-1/+1
2021-06-14clk: imx: scu: detach pd if can't power upDong Aisheng1-0/+1
2021-06-14clk: imx: scu: bypass cpu clock save and restoreDong Aisheng1-0/+10
2021-06-14clk: imx: scu: add parallel port clock opsGuoniu.zhou1-0/+8
2021-06-14clk: imx: scu: add more scu clocksDong Aisheng1-2/+150
2021-06-14clk: imx: scu: add enet rgmii gpr clocksDong Aisheng1-4/+18