summaryrefslogtreecommitdiff
path: root/drivers/clk/loongson1
AgeCommit message (Collapse)AuthorFilesLines
2016-09-24CLK: Add Loongson1C clock supportYang Ling2-0/+98
This patch adds clock support to Loongson1C SoC. Signed-off-by: Yang Ling <gnaygnil@gmail.com> Acked-by: Keguang Zhang <keguang.zhang@gmail.com> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
2016-09-24clk: Loongson1: Make use of GENMASKKelvin Cheung1-1/+1
Make use of GENMASK instead of open coding the equivalent operation, and update the PLL formula. Signed-off-by: Kelvin Cheung <keguang.zhang@gmail.com> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
2016-09-24clk: Loongson1: Update clocks of Loongson1BKelvin Cheung1-10/+13
This patch updates some clock names of Loongson1B, and adds AC97, DMA and NAND clock. Signed-off-by: Kelvin Cheung <keguang.zhang@gmail.com> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
2016-09-24clk: Loongson1: Refactor Loongson1 clockKelvin Cheung4-0/+183
Factor out the common functions into loongson1/clk.c to support both Loongson1B and Loongson1C. And, put the rest into loongson1/clk-loongson1b.c. Signed-off-by: Kelvin Cheung <keguang.zhang@gmail.com> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>