summaryrefslogtreecommitdiff
path: root/drivers/clk/meson
AgeCommit message (Expand)AuthorFilesLines
2019-10-14clk: meson: axg-audio: use devm_platform_ioremap_resource() to simplify codeYueHaibing1-3/+1
2019-10-08clk: meson: axg_audio: add sm1 supportJerome Brunet2-30/+574
2019-10-08clk: meson: axg-audio: provide clk top signal nameJerome Brunet2-4/+17
2019-10-08clk: meson: axg-audio: prepare sm1 additionJerome Brunet1-685/+782
2019-10-08clk: meson: axg-audio: fix regmap last registerJerome Brunet1-1/+1
2019-10-08clk: meson: axg-audio: remove useless definesJerome Brunet1-4/+0
2019-10-01clk: meson: g12a: set CLK_MUX_ROUND_CLOSEST on the cpu clock muxesNeil Armstrong1-0/+9
2019-10-01clk: meson: g12a: fix cpu clock rate settingNeil Armstrong1-2/+2
2019-10-01clk: meson: gxbb: let sar_adc_clk_div set the parent clock rateMartin Blumenstingl1-0/+1
2019-09-20Merge branches 'clk-init-destroy', 'clk-doc', 'clk-imx' and 'clk-allwinner' i...Stephen Boyd1-2/+5
2019-08-26clk: meson: g12a: add support for SM1 CPU 1, 2 & 3 clocksNeil Armstrong2-1/+61
2019-08-26clk: meson: g12a: add support for SM1 DynamIQ Shared Unit clockNeil Armstrong2-1/+198
2019-08-26clk: meson: g12a: add support for SM1 GP1 PLLNeil Armstrong2-1/+310
2019-08-20clk: meson: axg-audio: add g12a reset supportJerome Brunet2-2/+106
2019-08-16clk: meson: axg-audio: Don't reference clk_init_data after registrationStephen Boyd1-2/+5
2019-08-09Merge branch 'v5.4/dt' into v5.4/driversJerome Brunet1-1/+0
2019-08-09clk: meson: g12a: expose CPUB clock ID for G12BNeil Armstrong1-1/+0
2019-08-09clk: meson: g12a: add notifiers to handle cpu clock changeNeil Armstrong1-54/+481
2019-08-09clk: meson: add g12a cpu dynamic divider driverNeil Armstrong4-0/+99
2019-07-29clk: meson: remove clk input helperAlexandre Mergnat4-72/+0
2019-07-29clk: meson: remove ee input bypass clocksAlexandre Mergnat3-13/+0
2019-07-29clk: meson: clk-regmap: migrate to new parent description methodAlexandre Mergnat5-6/+21
2019-07-29clk: meson: meson8b: migrate to the new parent description methodAlexandre Mergnat1-211/+496
2019-07-29clk: meson: axg: migrate to the new parent description methodAlexandre Mergnat1-60/+144
2019-07-29clk: meson: gxbb: migrate to the new parent description methodAlexandre Mergnat1-203/+451
2019-07-29clk: meson: g12a: migrate to the new parent description methodAlexandre Mergnat1-394/+693
2019-07-29clk: meson: remove ao input bypass clocksAlexandre Mergnat3-46/+0
2019-07-29clk: meson: axg-aoclk: migrate to the new parent description methodAlexandre Mergnat1-26/+37
2019-07-29clk: meson: gxbb-aoclk: migrate to the new parent description methodAlexandre Mergnat1-28/+27
2019-07-29clk: meson: g12a-aoclk: migrate to the new parent description methodAlexandre Mergnat1-31/+50
2019-07-29clk: meson: axg-audio: migrate to the new parent description methodAlexandre Mergnat2-142/+120
2019-07-25clk: meson: g12a: fix hifi typo in mali parent_namesAlexandre Mergnat1-1/+1
2019-07-17Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds10-23/+1074
2019-06-28Merge tag 'clk-fixes-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/...Linus Torvalds3-8/+8
2019-06-11clk: meson: g12a: mark fclk_div3 as criticalNeil Armstrong1-0/+10
2019-06-11clk: meson: g12a: Add support for G12B CPUB clocksNeil Armstrong2-1/+801
2019-06-11clk: meson-g12a: add temperature sensor clocksGuillaume La Roque2-1/+33
2019-06-11clk: meson: meson8b: add the cts_i958 clockMartin Blumenstingl2-1/+25
2019-06-11clk: meson: meson8b: add the cts_mclk_i958 clocksMartin Blumenstingl2-1/+69
2019-06-11clk: meson: meson8b: add the cts_amclk clocksMartin Blumenstingl2-1/+69
2019-05-21treewide: Add SPDX license identifier - Makefile/KconfigThomas Gleixner2-0/+2
2019-05-20clk: meson: g12a: add controller register initJerome Brunet1-1/+7
2019-05-20clk: meson: eeclk: add init regsJerome Brunet2-0/+5
2019-05-20clk: meson: g12a: add mpll register init sequencesJerome Brunet1-0/+24
2019-05-20clk: meson: mpll: add init callback and regsJerome Brunet2-11/+26
2019-05-20clk: meson: axg: spread spectrum is on mpll2Jerome Brunet1-5/+5
2019-05-20clk: meson: gxbb: no spread spectrum on mpll0Jerome Brunet1-5/+0
2019-05-20clk: meson: mpll: properly handle spread spectrumJerome Brunet2-3/+7
2019-05-20clk: meson: meson8b: fix a typo in the VPU parent names array variableMartin Blumenstingl1-5/+5
2019-05-20clk: meson: fix MPLL 50M binding id typoJerome Brunet2-3/+3