summaryrefslogtreecommitdiff
path: root/drivers/clk/microchip
AgeCommit message (Expand)AuthorFilesLines
2024-02-06clk: microchip: mpfs: convert MSSPLL outputs to clk_dividerConor Dooley1-67/+14
2024-02-06clk: microchip: mpfs: add missing MSSPLL outputsConor Dooley1-0/+7
2024-02-06clk: microchip: mpfs: setup for using other mss pll outputsConor Dooley1-11/+19
2024-02-06clk: microchip: mpfs: split MSSPLL in twoConor Dooley1-58/+116
2023-12-18clk: microchip: mpfs-ccc: replace include of asm-generic/errno-base.hConor Dooley1-1/+1
2023-07-19clk: Explicitly include correct DT includesRob Herring1-1/+1
2023-05-22clk: microchip: Use of_property_read_bool() for boolean propertiesRob Herring1-1/+1
2023-05-22clk: microchip: convert SOC_MICROCHIP_POLARFIRE to ARCH_MICROCHIP_POLARFIREConor Dooley1-2/+2
2023-04-30Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds1-2/+1
2023-04-28Merge tag 'modules-6.4-rc1' of git://git.kernel.org/pub/scm/linux/kernel/git/...Linus Torvalds1-1/+0
2023-04-14clk: microchip: fix potential UAF in auxdev release callbackConor Dooley1-2/+1
2023-04-13clk: microchip: mpfs: remove MODULE_LICENSE in non-modulesNick Alcock1-1/+0
2023-03-06kbuild, clk: remove MODULE_LICENSE in non-modulesNick Alcock1-1/+0
2023-01-19clk: microchip: mpfs-ccc: Use devm_kasprintf() for allocating formatted stringsGeert Uytterhoeven1-6/+4
2022-12-09clk: microchip: enable the MPFS clk driver by default if SOC_MICROCHIP_POLARFIREConor Dooley1-1/+2
2022-11-24clk: microchip: check for null return of devm_kzalloc()Hui Tang1-0/+6
2022-09-14clk: microchip: add PolarFire SoC fabric clock supportConor Dooley2-0/+291
2022-09-14clk: microchip: mpfs: update module authorship & licencingConor Dooley1-3/+7
2022-09-14clk: microchip: mpfs: convert periph_clk to clk_gateConor Dooley1-66/+6
2022-09-14clk: microchip: mpfs: convert cfg_clk to clk_dividerConor Dooley1-68/+8
2022-09-14clk: microchip: mpfs: delete 2 line mpfs_clk_register_foo()Conor Dooley1-27/+6
2022-09-14clk: microchip: mpfs: simplify control reg accessConor Dooley1-25/+17
2022-09-14clk: microchip: mpfs: move id & offset out of clock structsConor Dooley1-15/+15
2022-09-14clk: microchip: mpfs: add MSS pll's set & round rateConor Dooley1-0/+54
2022-09-14clk: microchip: mpfs: add reset controllerConor Dooley2-12/+99
2022-09-14clk: microchip: mpfs: make the rtc's ahb clock criticalConor Dooley1-1/+3
2022-09-14clk: microchip: mpfs: fix clk_cfg array bounds violationConor Dooley1-1/+6
2022-04-23clk: microchip: mpfs: add RTCREF clock controlConor Dooley1-1/+23
2022-04-23clk: microchip: mpfs: re-parent the configurable clocksConor Dooley1-19/+132
2022-04-23clk: microchip: mpfs: mark CLK_ATHENA as criticalConor Dooley1-3/+5
2022-04-23clk: microchip: mpfs: fix parents for FIC clocksConor Dooley1-5/+5
2022-04-22clk: microchip: mpfs: don't reset disabled peripheralsConor Dooley1-4/+0
2022-03-12clk: microchip: Add driver for Microchip PolarFire SoCDaire McNamara3-0/+392
2019-12-24clk: let init callback return an error codeJerome Brunet1-2/+6
2019-06-05treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 445Thomas Gleixner3-27/+3
2019-05-21treewide: Add SPDX license identifier - Makefile/KconfigThomas Gleixner1-0/+1
2019-05-15clk: Remove io.h from clk-provider.hStephen Boyd2-0/+2
2016-08-25clk: microchip: Initialize SOSC clock rate for PIC32MZDA.Purna Chandra Mandal1-0/+1
2016-08-25clk: microchip: use readl_poll_timeout() in pbclk_set_rate().Purna Chandra Mandal1-3/+3
2016-06-02clk: microchip: Remove CLK_IS_ROOTStephen Boyd1-5/+5
2016-05-13CLK: microchip: Add Microchip PIC32 clock driver.Purna Chandra Mandal4-0/+1392