summaryrefslogtreecommitdiff
path: root/drivers/clk/renesas
AgeCommit message (Expand)AuthorFilesLines
2023-06-26Merge branches 'clk-renesas', 'clk-determine-rate', 'clk-allwinner', 'clk-sam...Stephen Boyd6-49/+27
2023-06-09clk: renesas: r9a06g032: Add a determine_rate hookMaxime Ripard1-0/+1
2023-06-05clk: renesas: rzg2l: Convert to readl_poll_timeout_atomic()Geert Uytterhoeven1-11/+5
2023-06-05clk: renesas: mstp: Convert to readl_poll_timeout_atomic()Geert Uytterhoeven1-11/+7
2023-06-05clk: renesas: cpg-mssr: Convert to readl_poll_timeout_atomic()Geert Uytterhoeven1-20/+11
2023-05-23clk: renesas: rzg2l: Fix CPG_SIPLL5_CLK1 register writeBiju Das2-7/+2
2023-05-08clk: renesas: r8a779a0: Add PWM clockWolfram Sang1-0/+1
2023-04-30Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds7-204/+591
2023-04-13clk: renesas: remove MODULE_LICENSE in non-modulesNick Alcock2-2/+0
2023-03-30clk: renesas: r8a77980: Add I2C5 clockNikita Yushchenko1-0/+1
2023-03-16clk: renesas: Convert to platform remove callback returning voidUwe Kleine-König1-4/+2
2023-03-10clk: renesas: r9a06g032: Improve clock tablesRalph Siemsen1-153/+407
2023-03-10clk: renesas: r9a06g032: Document structsRalph Siemsen1-1/+49
2023-03-10clk: renesas: r9a06g032: Drop unused fieldsRalph Siemsen1-5/+10
2023-03-10clk: renesas: r9a06g032: Improve readabilityRalph Siemsen1-41/+80
2023-03-10clk: renesas: r8a77980: Add Z2 clockGeert Uytterhoeven1-0/+1
2023-03-10clk: renesas: r8a77970: Add Z2 clockGeert Uytterhoeven1-0/+1
2023-03-06clk: renesas: r8a77995: Fix VIN parent clockGeert Uytterhoeven1-1/+1
2023-03-06clk: renesas: r8a77980: Add VIN clocksNiklas Söderlund1-0/+16
2023-03-06clk: renesas: r8a779g0: Add VIN clocksNiklas Söderlund1-0/+16
2023-03-06clk: renesas: r8a779g0: Add ISPCS clocksNiklas Söderlund1-0/+2
2023-03-06clk: renesas: r8a779g0: Add CSI-2 clocksNiklas Söderlund1-0/+3
2023-03-06clk: renesas: r8a779g0: Add thermal clockGeert Uytterhoeven1-0/+1
2023-03-06clk: renesas: r8a779g0: Add Audio clocksKuninori Morimoto1-0/+2
2023-03-06clk: renesas: cpg-mssr: Update MSSR register range for R-Car V4HTakeshi Kihara1-4/+4
2023-02-10clk: renesas: rcar-gen3: Disable R-Car H3 ES1.*Wolfram Sang5-173/+13
2023-01-26clk: renesas: r8a779g0: Add CAN-FD clocksGeert Uytterhoeven1-0/+2
2023-01-26clk: renesas: r8a779g0: Tidy up DMAC name on SYS-DMACKuninori Morimoto1-2/+2
2023-01-26clk: renesas: r8a779a0: Tidy up DMAC name on SYS-DMACKuninori Morimoto1-2/+2
2023-01-24clk: renesas: r8a779g0: Add custom clock for PLL2Geert Uytterhoeven3-7/+164
2023-01-23clk: renesas: cpg-mssr: Remove superfluous check in resume codeGeert Uytterhoeven1-3/+2
2023-01-23clk: renesas: r9a06g032: Handle h2mode setting based on USBF presenceHerve Codina1-0/+28
2023-01-12clk: renesas: cpg-mssr: Fix use after free if cpg_mssr_common_init() failedAlexey Khoroshilov1-1/+2
2023-01-12clk: renesas: r9a07g044: Add clock and reset entries for CRULad Prabhakar1-1/+25
2022-12-27clk: renesas: r9a09g011: Add SDHI/eMMC clock and reset entriesPhil Edworthy1-0/+20
2022-12-27clk: renesas: r9a09g011: Add USB clock and reset entriesBiju Das1-0/+21
2022-12-27clk: renesas: r9a09g011: Add TIM clock and reset entriesBiju Das1-0/+22
2022-12-26clk: renesas: r8a779g0: Add display related clocksTomi Valkeinen1-0/+9
2022-12-26clk: renesas: rcar-gen4: Restore PLL enum sort orderGeert Uytterhoeven1-1/+1
2022-12-26clk: renesas: r8a779g0: Fix OSC predividersGeert Uytterhoeven1-4/+4
2022-12-26clk: renesas: r9a09g011: Add PWM clock and reset entriesBiju Das1-0/+10
2022-11-16clk: renesas: r8a779f0: Fix Ethernet Switch clocksGeert Uytterhoeven1-2/+2
2022-11-15clk: renesas: r8a779g0: Add Z0 clock supportGeert Uytterhoeven1-0/+1
2022-11-08clk: renesas: r8a779g0: Add CMT clocksWolfram Sang1-0/+4
2022-11-08clk: renesas: r8a779g0: Add TMU and SASYNCRT clocksWolfram Sang1-0/+6
2022-11-08clk: renesas: r8a779f0: Fix SCIF parent clocksWolfram Sang1-4/+4
2022-11-08clk: renesas: r8a779f0: Fix HSCIF parent clocksWolfram Sang1-4/+4
2022-11-01clk: renesas: r9a06g032: Repair grave increment errorMarek Vasut1-2/+1
2022-10-28clk: renesas: rzg2l: Don't assume all CPG_MOD clocks support PMLad Prabhakar2-15/+28
2022-10-26clk: renesas: rzg2l: Fix typo in struct rzg2l_cpg_priv kerneldocLad Prabhakar1-1/+1