summaryrefslogtreecommitdiff
path: root/drivers/clk/sprd
AgeCommit message (Expand)AuthorFilesLines
2024-06-04clk: sprd: add missing MODULE_DESCRIPTION() macroJeff Johnson1-0/+1
2023-10-31Merge branches 'clk-debugfs', 'clk-spreadtrum', 'clk-sifive', 'clk-counted' a...Stephen Boyd3-17/+42
2023-10-24clk: sprd: Composite driver support offset configZhifeng Tang3-17/+42
2023-09-11clk: sprd: Fix thm_parents incorrect configurationZhifeng Tang1-1/+1
2023-07-19clk: Explicitly include correct DT includesRob Herring3-3/+3
2023-06-14clk: sprd: composite: Simplify determine_rate implementationStephen Boyd3-25/+3
2023-06-09clk: sprd: composite: Switch to determine_rateMaxime Ripard1-5/+11
2023-04-30Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds1-1/+1
2023-03-17clk: sprd: set max_register according to mapping rangeChunyan Zhang1-3/+6
2023-03-15clk: Use of_property_present() for testing DT property presenceRob Herring1-1/+1
2023-02-11clk: sprd: Add dependency for SPRD_UMS512_CLKCixi Geng1-0/+2
2022-10-04Merge branches 'clk-fixed-rate', 'clk-spreadtrum', 'clk-pxa' and 'clk-ti' int...Stephen Boyd3-0/+2209
2022-09-30clk: sprd: Add clocks support for UMS512Cixi Geng3-0/+2209
2022-08-20clk: sprd: Hold reference returned by of_get_parent()Liang He1-4/+5
2020-06-10Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds4-17/+65
2020-05-27clk: sprd: add mipi_csi_xx gate clocksChunyan Zhang1-0/+32
2020-05-27clk: sprd: check its parent status before reading gate clockChunyan Zhang2-0/+16
2020-05-27clk: sprd: return correct type of value for _sprd_pll_recalc_rateChunyan Zhang1-1/+1
2020-05-27clk: sprd: mark the local clock symbols staticChunyan Zhang1-16/+16
2020-04-13clk: sprd: don't gate uart console clockChunyan Zhang1-1/+2
2020-04-03clk: sprd: fix to get a correct ibias of pllChunyan Zhang1-3/+4
2020-03-25clk: sprd: add clocks support for SC9863AChunyan Zhang3-0/+1781
2020-03-25clk: sprd: support to get regmap from parent nodeChunyan Zhang1-1/+9
2020-03-25clk: sprd: Add macros for referencing parents without stringsChunyan Zhang5-55/+196
2020-03-25clk: sprd: add gate for pll clocksXiaolong Zhang2-2/+36
2019-11-27Merge branches 'clk-gpio-flags', 'clk-tegra', 'clk-rockchip', 'clk-sprd' and ...Stephen Boyd1-1/+1
2019-11-14clk: sprd: Use IS_ERR() to validate the return value of syscon_regmap_lookup_...Baolin Wang1-1/+1
2019-10-17clk: sprd: Change to use devm_platform_ioremap_resource()Baolin Wang1-3/+1
2019-09-21Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds2-2/+5
2019-09-20Merge branches 'clk-bulk-fix', 'clk-at91' and 'clk-sprd' into clk-nextStephen Boyd1-0/+2
2019-09-18clk: sprd: add missing kfreeChunyan Zhang1-0/+2
2019-08-16clk: sprd: Don't reference clk_init_data after registrationStephen Boyd1-2/+3
2019-07-23clk: sprd: Select REGMAP_MMIO to avoid compile errorsChunyan Zhang1-0/+1
2019-07-17Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds2-3/+11
2019-06-28clk: sprd: Add check for return value of sprd_clk_regmap_init()Chunyan Zhang1-1/+4
2019-06-26clk: sprd: Check error only for devm_regmap_init_mmio()Chunyan Zhang1-1/+1
2019-06-26clk: sprd: Switch from of_iomap() to devm_ioremap_resource()Chunyan Zhang1-1/+6
2019-05-21treewide: Add SPDX license identifier - Makefile/KconfigThomas Gleixner2-0/+2
2019-05-01clk: sprd: Use the correct style for SPDX License IdentifierNishad Kamdar6-6/+6
2018-03-17clk: sprd: add RTC gate for SC9860Chunyan Zhang1-0/+76
2018-01-27Merge branch 'clk-divider-container' into clk-nextStephen Boyd1-1/+2
2017-12-22clk: sprd: add clocks support for SC9860Chunyan Zhang3-0/+1987
2017-12-22clk: sprd: add adjustable pll supportChunyan Zhang3-0/+375
2017-12-22clk: sprd: add composite clock supportChunyan Zhang3-0/+112
2017-12-22clk: sprd: add divider clock supportChunyan Zhang3-0/+166
2017-12-22clk: sprd: add mux clock supportChunyan Zhang3-0/+151
2017-12-22clk: sprd: add gate clock supportChunyan Zhang3-0/+171
2017-12-22clk: sprd: Add common infrastructureChunyan Zhang4-0/+141