summaryrefslogtreecommitdiff
path: root/drivers/clk
AgeCommit message (Expand)AuthorFilesLines
2021-01-12clk: tegra30: Add hda clock default rates to clock driverPeter Geis1-0/+2
2020-12-21Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds99-1380/+8252
2020-12-21Merge branches 'clk-ingenic', 'clk-vc5', 'clk-cleanup', 'clk-canaan' and 'clk...Stephen Boyd7-10/+19
2020-12-21Merge branches 'clk-ti', 'clk-analog', 'clk-trace', 'clk-at91' and 'clk-silab...Stephen Boyd20-280/+905
2020-12-21Merge branches 'clk-tegra', 'clk-imx', 'clk-sifive', 'clk-mediatek' and 'clk-...Stephen Boyd27-726/+1673
2020-12-21Merge branches 'clk-amlogic', 'clk-rockchip', 'clk-of', 'clk-freescale' and '...Stephen Boyd23-47/+1199
2020-12-21Merge branches 'clk-doc', 'clk-qcom', 'clk-simplify', 'clk-hw', 'clk-renesas'...Stephen Boyd25-317/+4456
2020-12-20clk: vc5: Use "idt,voltage-microvolt" instead of "idt,voltage-microvolts"Geert Uytterhoeven1-2/+2
2020-12-20clk: ingenic: Fix divider calculation with div tablesPaul Cercueil1-4/+10
2020-12-20clk: sunxi-ng: Make sure divider tables have sentinelJernej Skrabec2-0/+2
2020-12-20clk: s2mps11: Fix a resource leak in error handling paths in the probe functionChristophe JAILLET1-0/+1
2020-12-20clk: mvebu: a3700: fix the XTAL MODE pin to MPP1_9Terry Zhou1-2/+2
2020-12-20clk: si5351: Wait for bit clear after PLL resetSascha Hauer1-3/+10
2020-12-20clk: at91: sam9x60: remove atmel,osc-bypass supportAlexandre Belloni1-5/+1
2020-12-19clk: at91: sama7g5: register cpu clockClaudiu Beznea1-7/+6
2020-12-19clk: at91: clk-master: re-factor master clockClaudiu Beznea14-146/+542
2020-12-19clk: at91: sama7g5: do not allow cpu pll to go higher than 1GHzClaudiu Beznea1-14/+47
2020-12-19clk: at91: sama7g5: decrease lower limit for MCK0 rateClaudiu Beznea1-1/+1
2020-12-19clk: at91: sama7g5: remove mck0 from parent list of other clocksClaudiu Beznea1-29/+26
2020-12-19clk: at91: clk-sam9x60-pll: allow runtime changes for pllClaudiu Beznea4-41/+197
2020-12-19clk: at91: sama7g5: add 5th divisor for mck0 layout and characteristicsEugen Hristev1-2/+2
2020-12-19clk: at91: clk-master: add 5th divisor for mck masterEugen Hristev2-2/+2
2020-12-19clk: at91: sama7g5: allow SYS and CPU PLLs to be exported and referenced in DTEugen Hristev1-2/+4
2020-12-19dt-bindings: clock: at91: add sama7g5 pll definesEugen Hristev1-3/+3
2020-12-19clk: at91: sama7g5: fix compilation errorClaudiu Beznea1-2/+4
2020-12-19clk: bcm: dvp: Add MODULE_DEVICE_TABLE()Nicolas Saenz Julienne1-0/+1
2020-12-19clk: bcm: dvp: drop a variable that is assigned to onlyUwe Kleine-König1-2/+1
2020-12-17clk: Trace clk_set_rate() "range" functionsMaxime Ripard1-0/+6
2020-12-17clk: axi-clkgen: move the OF table at the bottom of the fileAlexandru Ardelean1-9/+9
2020-12-17clk: axi-clkgen: wrap limits in a struct and keep copy on the state objectAlexandru Ardelean1-17/+31
2020-12-17clk: ti: omap5: Fix reboot DPLL lock failure when using ABE TIMERsDavid Shah1-1/+11
2020-12-17clk: ti: Fix memleak in ti_fapll_synth_setupZhang Qilong1-2/+9
2020-12-17clk: Add hardware-enable column to clk summaryDmitry Osipenko1-4/+11
2020-12-17clk: mediatek: Make mtk_clk_register_mux() a static functionWeiyi Lu2-5/+1
2020-12-17Merge tag 'arm-soc-omap-genpd-5.11' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds3-1/+16
2020-12-17Merge tag 'arm-soc-drivers-5.11' of git://git.kernel.org/pub/scm/linux/kernel...Linus Torvalds4-58/+155
2020-12-16clk: sifive: Add clock enable and disable opsPragnesh Patel4-9/+93
2020-12-16clk: sifive: Fix the wrong bit field shiftZong Li1-2/+2
2020-12-16clk: sifive: Add a driver for the SiFive FU740 PRCI IP blockZong Li6-3/+346
2020-12-16clk: sifive: Use common name for prci configurationZong Li2-4/+4
2020-12-16clk: sifive: Extract prci core to common baseZong Li5-571/+641
2020-12-16Merge tag 'pm-5.11-rc1' of git://git.kernel.org/pub/scm/linux/kernel/git/rafa...Linus Torvalds1-0/+3
2020-12-11Merge tag 'devfreq-next-for-5.11' of git://git.kernel.org/pub/scm/linux/kerne...Rafael J. Wysocki1-0/+3
2020-12-10clk: tegra: Fix duplicated SE clock entryDmitry Osipenko2-1/+2
2020-12-10clk: qcom: rpmh: add support for SM8350 rpmh clocksVinod Koul1-12/+46
2020-12-10clk: qcom: lpasscc: Introduce pm autosuspend for SC7180Taniya Das1-1/+9
2020-12-10clk: qcom: gcc-sc7180: Add 50 MHz clock rate for SDC2Douglas Anderson1-0/+1
2020-12-10clk: qcom: gcc-sc7180: Use floor ops for sdcc clksDouglas Anderson1-2/+2
2020-12-10clk: scpi: mark scpi_clk_match as maybe unusedKrzysztof Kozlowski1-1/+1
2020-12-10clk: pwm: drop of_match_ptr from of_device_id tableKrzysztof Kozlowski1-1/+1