index
:
kernel/linux.git
linux-2.6.11.y
linux-2.6.12.y
linux-2.6.13.y
linux-2.6.14.y
linux-2.6.15.y
linux-2.6.16.y
linux-2.6.17.y
linux-2.6.18.y
linux-2.6.19.y
linux-2.6.20.y
linux-2.6.21.y
linux-2.6.22.y
linux-2.6.23.y
linux-2.6.24.y
linux-2.6.25.y
linux-2.6.26.y
linux-2.6.27.y
linux-2.6.28.y
linux-2.6.29.y
linux-2.6.30.y
linux-2.6.31.y
linux-2.6.32.y
linux-2.6.33.y
linux-2.6.34.y
linux-2.6.35.y
linux-2.6.36.y
linux-2.6.37.y
linux-2.6.38.y
linux-2.6.39.y
linux-3.0.y
linux-3.1.y
linux-3.10.y
linux-3.11.y
linux-3.12.y
linux-3.13.y
linux-3.14.y
linux-3.15.y
linux-3.16.y
linux-3.17.y
linux-3.18.y
linux-3.19.y
linux-3.2.y
linux-3.3.y
linux-3.4.y
linux-3.5.y
linux-3.6.y
linux-3.7.y
linux-3.8.y
linux-3.9.y
linux-4.0.y
linux-4.1.y
linux-4.10.y
linux-4.11.y
linux-4.12.y
linux-4.13.y
linux-4.14.y
linux-4.15.y
linux-4.16.y
linux-4.17.y
linux-4.18.y
linux-4.19.y
linux-4.2.y
linux-4.20.y
linux-4.3.y
linux-4.4.y
linux-4.5.y
linux-4.6.y
linux-4.7.y
linux-4.8.y
linux-4.9.y
linux-5.0.y
linux-5.1.y
linux-5.10.y
linux-5.11.y
linux-5.12.y
linux-5.13.y
linux-5.14.y
linux-5.15.y
linux-5.16.y
linux-5.17.y
linux-5.18.y
linux-5.19.y
linux-5.2.y
linux-5.3.y
linux-5.4.y
linux-5.5.y
linux-5.6.y
linux-5.7.y
linux-5.8.y
linux-5.9.y
linux-6.0.y
linux-6.1.y
linux-6.10.y
linux-6.2.y
linux-6.3.y
linux-6.4.y
linux-6.5.y
linux-6.6.y
linux-6.7.y
linux-6.8.y
linux-6.9.y
linux-rockchip-6.1.y
linux-rockchip-6.5.y
linux-rolling-lts
linux-rolling-stable
master
Linux kernel stable tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
cxl
/
core
/
pci.c
Age
Commit message (
Expand
)
Author
Files
Lines
2023-10-28
cxl/pci: Add RCH downstream port error logging
Terry Bowman
1
-0
/
+96
2023-10-28
cxl/pci: Map RCH downstream AER registers for logging protocol errors
Terry Bowman
1
-0
/
+36
2023-10-28
cxl/pci: Update CXL error logging to use RAS register address
Terry Bowman
1
-13
/
+31
2023-10-28
cxl/pci: Add RCH downstream port AER register discovery
Robert Richter
1
-0
/
+15
2023-06-26
Merge branch 'for-6.5/cxl-rch-eh' into for-6.5/cxl
Dan Williams
1
-2
/
+2
2023-06-26
Revert "cxl/port: Enable the HDM decoder capability for switch ports"
Dan Williams
1
-23
/
+4
2023-06-25
cxl: Rename 'uport' to 'uport_dev'
Dan Williams
1
-2
/
+2
2023-05-19
cxl: Wait Memory_Info_Valid before access memory related info
Dave Jiang
1
-9
/
+76
2023-05-18
cxl/port: Enable the HDM decoder capability for switch ports
Dan Williams
1
-4
/
+23
2023-05-13
cxl: Add missing return to cdat read error path
Dave Jiang
1
-0
/
+1
2023-04-23
cxl/port: Fix port to pci device assumptions in read_cdat_data()
Dan Williams
1
-6
/
+7
2023-04-18
cxl/pci: Rightsize CDAT response allocation
Lukas Wunner
1
-17
/
+19
2023-04-18
cxl/pci: Simplify CDAT retrieval error path
Dave Jiang
1
-11
/
+12
2023-04-18
cxl/pci: Use CDAT DOE mailbox created by PCI core
Lukas Wunner
1
-22
/
+5
2023-04-18
cxl/pci: Use synchronous API for DOE
Lukas Wunner
1
-44
/
+22
2023-04-04
cxl/pci: Handle excessive CDAT length
Lukas Wunner
1
-0
/
+3
2023-04-04
cxl/pci: Handle truncated CDAT entries
Lukas Wunner
1
-4
/
+9
2023-04-04
cxl/pci: Handle truncated CDAT header
Lukas Wunner
1
-1
/
+1
2023-03-21
cxl/pci: Fix CDAT retrieval on big endian
Lukas Wunner
1
-13
/
+13
2023-02-17
Merge branch 'for-6.3/cxl-events' into cxl/next
Dan Williams
1
-6
/
+2
2023-02-17
cxl/trace: Standardize device information output
Ira Weiny
1
-6
/
+2
2023-02-15
Merge branch 'for-6.3/cxl-rr-emu' into cxl/next
Dan Williams
1
-107
/
+93
2023-02-15
cxl/pci: Remove locked check for dvsec_range_allowed()
Dave Jiang
1
-2
/
+0
2023-02-15
cxl/hdm: Create emulated cxl_hdm for devices that do not have HDM decoders
Dave Jiang
1
-3
/
+6
2023-02-15
cxl/hdm: Emulate HDM decoder from DVSEC range registers
Dave Jiang
1
-1
/
+1
2023-02-15
cxl/pci: Refactor cxl_hdm_decode_init()
Dave Jiang
1
-81
/
+54
2023-02-15
cxl/port: Export cxl_dvsec_rr_decode() to cxl_port
Dave Jiang
1
-11
/
+7
2023-02-15
cxl/pci: Break out range register decoding from cxl_hdm_decode_init()
Dave Jiang
1
-24
/
+40
2023-02-11
Merge branch 'for-6.3/cxl-ram-region' into cxl/next
Dan Williams
1
-5
/
+0
2023-02-11
kernel/range: Uplevel the cxl subsystem's range_contains() helper
Dan Williams
1
-5
/
+0
2023-02-07
Merge branch 'for-6.3/cxl' into cxl/next
Dan Williams
1
-0
/
+115
2023-01-05
cxl/pci: Move tracepoint definitions to drivers/cxl/core/
Dan Williams
1
-0
/
+112
2022-12-05
Merge branch 'for-6.2/cxl-aer' into for-6.2/cxl
Dan Williams
1
-2
/
+1
2022-12-04
cxl/core/regs: Make cxl_map_{component, device}_regs() device generic
Dan Williams
1
-2
/
+1
2022-11-14
cxl: Unify debug messages when calling devm_cxl_add_dport()
Robert Richter
1
-2
/
+0
2022-07-20
cxl/port: Read CDAT table
Ira Weiny
1
-0
/
+173
2022-07-10
cxl/core: Drop ->platform_res attribute for root decoders
Dan Williams
1
-7
/
+1
2022-05-20
cxl/port: Enable HDM Capability after validating DVSEC Ranges
Dan Williams
1
-15
/
+152
2022-05-19
cxl/port: Reuse 'struct cxl_hdm' context for hdm init
Dan Williams
1
-29
/
+10
2022-05-19
cxl/pci: Drop @info argument to cxl_hdm_decode_init()
Dan Williams
1
-8
/
+7
2022-05-19
cxl/mem: Merge cxl_dvsec_ranges() and cxl_hdm_decode_init()
Dan Williams
1
-7
/
+75
2022-05-19
cxl/mem: Skip range enumeration if mem_enable clear
Dan Williams
1
-0
/
+2
2022-05-19
cxl/mem: Consolidate CXL DVSEC Range enumeration in the core
Dan Williams
1
-0
/
+129
2022-05-19
cxl/pci: Move cxl_await_media_ready() to the core
Dan Williams
1
-0
/
+48
2022-02-09
cxl/core/port: Remove @host argument for dport + decoder enumeration
Dan Williams
1
-5
/
+2
2022-02-09
cxl/port: Add a driver for 'struct cxl_port' objects
Ben Widawsky
1
-2
/
+0
2022-02-09
cxl/core: Generalize dport enumeration in the core
Dan Williams
1
-0
/
+101