summaryrefslogtreecommitdiff
path: root/drivers/cxl/core/port.c
AgeCommit message (Expand)AuthorFilesLines
2022-11-05cxl/region: Fix 'distance' calculation with passthrough portsDan Williams1-2/+9
2022-08-02cxl/region: Delete 'region' attribute from root decodersDan Williams1-1/+2
2022-07-26cxl/region: Introduce cxl_pmem_region objectsDan Williams1-0/+2
2022-07-26cxl/region: Add region driver boiler plateDan Williams1-0/+9
2022-07-25cxl/hdm: Commit decoder state to hardwareDan Williams1-0/+1
2022-07-25cxl/region: Program target listsDan Williams1-3/+1
2022-07-25cxl/region: Attach endpoint decodersDan Williams1-7/+3
2022-07-25cxl/acpi: Add a host-bridge index lookup mechanismDan Williams1-0/+16
2022-07-25cxl/region: Enable the assignment of endpoint decoders to regionsDan Williams1-0/+9
2022-07-22cxl/region: Add region creation supportBen Widawsky1-0/+39
2022-07-22cxl/mem: Enumerate port targets before adding endpointsDan Williams1-0/+41
2022-07-22cxl/hdm: Add sysfs attributes for interleave ways + granularityBen Widawsky1-0/+23
2022-07-22cxl/port: Move dport tracking to an xarrayDan Williams1-49/+36
2022-07-22cxl/port: Move 'cxl_ep' references to an xarray per portDan Williams1-31/+29
2022-07-22cxl/port: Record parent dport when adding portsDan Williams1-12/+15
2022-07-22cxl/port: Record dport in endpoint referencesDan Williams1-17/+35
2022-07-22cxl/hdm: Add support for allocating DPA to an endpoint decoderDan Williams1-1/+72
2022-07-22cxl/hdm: Track next decoder to allocateDan Williams1-0/+1
2022-07-22cxl/hdm: Add 'mode' attribute to decoder objectsDan Williams1-0/+20
2022-07-21cxl/core: Define a 'struct cxl_endpoint_decoder'Dan Williams1-10/+21
2022-07-21cxl/core: Define a 'struct cxl_root_decoder'Dan Williams1-7/+27
2022-07-21cxl/core: Define a 'struct cxl_switch_decoder'Dan Williams1-63/+129
2022-07-10cxl/port: Cache CXL host bridge dataDan Williams1-1/+17
2022-07-10cxl/mem: Add a debugfs version of 'iomem' for DPA, 'dpamem'Dan Williams1-0/+1
2022-07-10cxl/debug: Move debugfs init to cxl_core_init()Dan Williams1-2/+11
2022-07-10cxl/core: Drop is_cxl_decoder()Dan Williams1-6/+0
2022-07-10cxl/core: Drop ->platform_res attribute for root decodersDan Williams1-22/+6
2022-07-10cxl/core: Rename ->decoder_range ->hpa_rangeDan Williams1-2/+2
2022-07-09cxl/port: Keep port->uport valid for the entire life of a portDan Williams1-2/+2
2022-06-22cxl/core: Use is_endpoint_decoderBen Widawsky1-1/+1
2022-04-29cxl: Drop cxl_device_lock()Dan Williams1-32/+23
2022-04-29cxl: Replace lockdep_mutex with local lock classesDan Williams1-4/+9
2022-03-22cxl/core/port: Fix NULL but dereferenced coccicheck errorWan Jiabing1-1/+4
2022-02-18cxl/port: Hold port reference until decoder releaseDan Williams1-0/+4
2022-02-18cxl/port: Fix endpoint refcount leakDan Williams1-1/+2
2022-02-12cxl/core: Fix cxl_device_lock() class detectionDan Williams1-1/+1
2022-02-12cxl/core/port: Fix unregister_port() lock assertionDan Williams1-4/+20
2022-02-09cxl/core/port: Fix / relax decoder target enumerationDan Williams1-1/+4
2022-02-09cxl/core/port: Add endpoint decodersBen Widawsky1-7/+56
2022-02-09cxl/core: Move target_list out of base decoder attributesDan Williams1-1/+2
2022-02-09cxl/mem: Add the cxl_mem driverBen Widawsky1-4/+101
2022-02-09cxl/core/port: Add switch port enumerationDan Williams1-9/+418
2022-02-09cxl/core/port: Remove @host argument for dport + decoder enumerationDan Williams1-2/+7
2022-02-09cxl/port: Add a driver for 'struct cxl_port' objectsBen Widawsky1-2/+32
2022-02-09cxl/core: Emit modalias for CXL devicesDan Williams1-9/+17
2022-02-09cxl/core/hdm: Add CXL standard decoder enumeration to the coreDan Williams1-12/+45
2022-02-09cxl/core: Generalize dport enumeration in the coreDan Williams1-39/+52
2022-02-09cxl/port: Up-level cxl_add_dport() locking requirements to the callerDan Williams1-2/+1
2022-02-09cxl/pmem: Introduce a find_cxl_root() helperDan Williams1-0/+49
2022-02-09cxl/port: Introduce cxl_port_to_pci_bus()Dan Williams1-0/+37
generated by cgit v1.2.3 (git 2.39.0) at 2024-09-07 03:06:46 +0300