index
:
kernel/linux.git
linux-2.6.11.y
linux-2.6.12.y
linux-2.6.13.y
linux-2.6.14.y
linux-2.6.15.y
linux-2.6.16.y
linux-2.6.17.y
linux-2.6.18.y
linux-2.6.19.y
linux-2.6.20.y
linux-2.6.21.y
linux-2.6.22.y
linux-2.6.23.y
linux-2.6.24.y
linux-2.6.25.y
linux-2.6.26.y
linux-2.6.27.y
linux-2.6.28.y
linux-2.6.29.y
linux-2.6.30.y
linux-2.6.31.y
linux-2.6.32.y
linux-2.6.33.y
linux-2.6.34.y
linux-2.6.35.y
linux-2.6.36.y
linux-2.6.37.y
linux-2.6.38.y
linux-2.6.39.y
linux-3.0.y
linux-3.1.y
linux-3.10.y
linux-3.11.y
linux-3.12.y
linux-3.13.y
linux-3.14.y
linux-3.15.y
linux-3.16.y
linux-3.17.y
linux-3.18.y
linux-3.19.y
linux-3.2.y
linux-3.3.y
linux-3.4.y
linux-3.5.y
linux-3.6.y
linux-3.7.y
linux-3.8.y
linux-3.9.y
linux-4.0.y
linux-4.1.y
linux-4.10.y
linux-4.11.y
linux-4.12.y
linux-4.13.y
linux-4.14.y
linux-4.15.y
linux-4.16.y
linux-4.17.y
linux-4.18.y
linux-4.19.y
linux-4.2.y
linux-4.20.y
linux-4.3.y
linux-4.4.y
linux-4.5.y
linux-4.6.y
linux-4.7.y
linux-4.8.y
linux-4.9.y
linux-5.0.y
linux-5.1.y
linux-5.10.y
linux-5.11.y
linux-5.12.y
linux-5.13.y
linux-5.14.y
linux-5.15.y
linux-5.16.y
linux-5.17.y
linux-5.18.y
linux-5.19.y
linux-5.2.y
linux-5.3.y
linux-5.4.y
linux-5.5.y
linux-5.6.y
linux-5.7.y
linux-5.8.y
linux-5.9.y
linux-6.0.y
linux-6.1.y
linux-6.10.y
linux-6.2.y
linux-6.3.y
linux-6.4.y
linux-6.5.y
linux-6.6.y
linux-6.7.y
linux-6.8.y
linux-6.9.y
linux-rockchip-6.1.y
linux-rockchip-6.5.y
linux-rolling-lts
linux-rolling-stable
master
Linux kernel stable tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
gpu
/
drm
/
i915
/
display
/
intel_cdclk.c
Age
Commit message (
Expand
)
Author
Files
Lines
2024-04-27
drm/i915/cdclk: Fix voltage_level programming edge case
Ville Syrjälä
1
-10
/
+27
2024-04-17
drm/i915/cdclk: Fix CDCLK programming order when pipes are active
Ville Syrjälä
1
-2
/
+5
2023-12-13
drm/i915/mtl: Fix voltage_level for cdclk==480MHz
Ville Syrjälä
1
-1
/
+1
2023-12-13
drm/i915/cdclk: Rewrite cdclk->voltage_level selection to use tables
Ville Syrjälä
1
-30
/
+57
2023-12-13
drm/i915/cdclk: Remove the assumption that cdclk divider==2 when using squashing
Ville Syrjälä
1
-7
/
+5
2023-12-13
drm/i915/cdclk: Give the squash waveform length a name
Ville Syrjälä
1
-2
/
+4
2023-12-13
drm/i915/cdclk: s/-1/~0/ when dealing with unsigned values
Ville Syrjälä
1
-2
/
+2
2023-11-29
drm/i915: Clean up some DISPLAY_VER checks
Ville Syrjälä
1
-1
/
+1
2023-11-14
drm/i915/display: Store compressed bpp in U6.4 format
Ankit Nautiyal
1
-2
/
+3
2023-11-04
drm/i915: Bump GLK CDCLK frequency when driving multiple pipes
Ville Syrjälä
1
-0
/
+12
2023-09-28
drm/i915: Rename intel_modeset_all_pipes() to intel_modeset_all_pipes_late()
Imre Deak
1
-1
/
+1
2023-09-21
drm/i915/lnl: Start using CDCLK through PLL
Stanislav Lisovskiy
1
-2
/
+7
2023-09-21
drm/i915/lnl: Add CDCLK table
Stanislav Lisovskiy
1
-1
/
+29
2023-09-21
drm/i915/xe2lpd: Extend Wa_15010685871
Lucas De Marchi
1
-3
/
+4
2023-08-22
drm/i915/display: Eliminate IS_METEORLAKE checks
Matt Roper
1
-2
/
+2
2023-08-18
drm/i915/intel_cdclk: Add vdsc with bigjoiner constraints on min_cdlck
Ankit Nautiyal
1
-14
/
+45
2023-08-08
drm/i915/rplu: s/ADLP_RPLU/RAPTORLAKE_U in RPLU defines
Dnyaneshwar Bhadane
1
-1
/
+1
2023-08-08
drm/i915/adlp: s/ADLP/ALDERLAKE_P for display and graphics step
Dnyaneshwar Bhadane
1
-1
/
+1
2023-08-08
drm/i915/jsl: s/JSL/JASPERLAKE for platform/subplatform defines
Dnyaneshwar Bhadane
1
-2
/
+2
2023-08-08
drm/i915/bdw: s/BDW/BROADWELL for platform/subplatform defines
Dnyaneshwar Bhadane
1
-2
/
+2
2023-08-08
drm/i915/hsw: s/HSW/HASWELL for platform/subplatform defines
Dnyaneshwar Bhadane
1
-1
/
+1
2023-07-10
drm/i915: Don't rely that 2 VDSC engines are always enough for pixel rate
Stanislav Lisovskiy
1
-2
/
+10
2023-06-07
drm/i915: annotate maybe unused but set intel_plane_state variables
Jani Nikula
1
-1
/
+1
2023-06-03
drm/i915/display: Set correct voltage level for 480MHz CDCLK
Chaitanya Kumar Borah
1
-4
/
+26
2023-05-08
drm/i915: Fix wrong condition in bxt_set_cdclk for DG2
Stanislav Lisovskiy
1
-2
/
+2
2023-05-05
drm/i915: Communicate display power demands to pcode
Stanislav Lisovskiy
1
-12
/
+146
2023-04-14
drm/i915/debugfs: New debugfs for display clock frequencies
Bhanuprakash Modem
1
-0
/
+21
2023-02-16
drm/i915/display: Add 480 MHz CDCLK steps for RPL-U
Chaitanya Kumar Borah
1
-0
/
+26
2023-01-31
drm/i915: Implement workaround for CDCLK PLL disable/enable
Stanislav Lisovskiy
1
-2
/
+13
2023-01-30
drm/i915/adlp: Fix typo for reference clock
Chaitanya Kumar Borah
1
-1
/
+1
2022-11-22
drm/i915/display: Add CDCLK Support for MTL
Anusha Srivatsa
1
-1
/
+21
2022-11-22
drm/i915/display: Do both crawl and squash when changing cdclk
Ville Syrjälä
1
-31
/
+150
2022-11-22
drm/i915/display: Add missing checks for cdclk crawling
Anusha Srivatsa
1
-1
/
+12
2022-11-11
drm/i915: stop including i915_irq.h from i915_trace.h
Jani Nikula
1
-0
/
+1
2022-11-03
drm/i915: Use intel_crtc_needs_modeset() more
Ville Syrjälä
1
-1
/
+1
2022-10-26
drm/i915/display: Move squash_ctl register programming to its own function
Anusha Srivatsa
1
-9
/
+14
2022-10-26
drm/i915/display: Move chunks of code out of bxt_set_cdclk()
Anusha Srivatsa
1
-15
/
+24
2022-10-26
drm/i915/display: Introduce HAS_CDCLK_SQUASH macro
Anusha Srivatsa
1
-10
/
+5
2022-10-26
drm/i915/display: Change terminology for cdclk actions
Anusha Srivatsa
1
-8
/
+8
2022-09-30
drm/i915: Add some debug prints for intel_modeset_all_pipes()
Ville Syrjälä
1
-1
/
+1
2022-09-23
drm/i915: Nuke stale plane cdclk ratio FIXMEs
Ville Syrjälä
1
-8
/
+0
2022-08-31
drm/i915: move and group cdclk under display.cdclk
Jani Nikula
1
-103
/
+103
2022-08-29
drm/i915: move and group gmbus members under display.gmbus
Jani Nikula
1
-3
/
+3
2022-08-29
drm/i915: move cdclk_funcs to display.funcs
Jani Nikula
1
-35
/
+35
2022-08-25
drm/i915/mtl: Fix rawclk for Meteorlake PCH
Clint Taylor
1
-0
/
+7
2022-07-08
drm/i915/dg2: Bump up CDCLK for DG2
Stanislav Lisovskiy
1
-2
/
+2
2022-05-20
drm/i915/pcode: Extend pcode functions for multiple gt's
Ashutosh Dixit
1
-8
/
+8
2022-03-21
drm/i915: Fix DBUF bandwidth vs. cdclk handling
Ville Syrjälä
1
-39
/
+28
2022-03-21
drm/i915: Nuke intel_bw_calc_min_cdclk()
Ville Syrjälä
1
-30
/
+1
2022-02-16
drm/i915: Move MCHBAR registers to their own header
Matt Roper
1
-0
/
+1
[next]