summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/display/intel_ddi.c
AgeCommit message (Expand)AuthorFilesLines
2024-04-17drm/i915: Disable port sync when bigjoiner is usedVille Syrjälä1-0/+5
2023-12-13drm/i915: Simplify intel_ddi_compute_min_voltage_level()Ville Syrjälä1-4/+5
2023-12-13drm/i915/mtl: Calculate the correct voltage level from port_clockVille Syrjälä1-1/+3
2023-12-13drm/i915: Split intel_ddi_compute_min_voltage_level() into platform variantsVille Syrjälä1-7/+30
2023-11-23drm/i915: Hoist the encoder->audio_{enable,disable}() calls higher upVille Syrjälä1-3/+0
2023-11-23drm/i915: Convert audio enable/disable into encoder vfuncsVille Syrjälä1-2/+4
2023-11-23drm/i915: Push audio enable/disable further outVille Syrjälä1-8/+4
2023-11-14drm/i915/dp: Tune down FEC detection timeout error messageImre Deak1-2/+2
2023-11-10drm/i915/panelreplay: enable/disable panel replayAnimesh Manna1-1/+6
2023-11-08drm/i915/dp: Enable DSC via the connector decompression AUXImre Deak1-6/+13
2023-11-08drm/i915/dp_mst: Enable decompression in the sink from the MST encoder hooksImre Deak1-4/+8
2023-11-08drm/i915/dp: Disable FEC ready flag in the sinkImre Deak1-8/+13
2023-11-08drm/i915/dp: Wait for FEC detected status in the sinkImre Deak1-0/+73
2023-11-08drm/i915/dp: Rename intel_ddi_disable_fec_state() to intel_ddi_disable_fec()Imre Deak1-5/+4
2023-11-08drm/i915/dp_mst: Program the DSC PPS SDP for each streamImre Deak1-5/+7
2023-11-06drm/i915: Extract hsw_chicken_trans_reg()Ville Syrjälä1-0/+9
2023-10-31drm/i915/hdcp: Convert intel_hdcp_enable to a blanket functionSuraj Kandpal1-4/+1
2023-10-30drm/i915/display: Abstract C10/C20 pll calculationLucas De Marchi1-6/+1
2023-10-30drm/i915/display: Abstract C10/C20 pll hw readoutLucas De Marchi1-2/+2
2023-10-07drm/i915/ddi: Remove redundant intel_connector NULL checkSuraj Kandpal1-1/+1
2023-09-15drm/i915/hdmi: Use connector->ddc everwhereVille Syrjälä1-2/+1
2023-09-15drm/i915: Call the DDC bus i2c adapter "ddc"Ville Syrjälä1-2/+2
2023-09-13drm/i915: Introduce crtc_state->enhanced_framingVille Syrjälä1-2/+9
2023-09-13drm/i915: Stop spamming the logs with PLL stateVille Syrjälä1-2/+0
2023-09-13drm/i915: Fix FEC state dumpVille Syrjälä1-10/+3
2023-09-13drm/i915/mst: Read out FEC stateVille Syrjälä1-0/+5
2023-09-06drm/i915: add trailing newlines to msgsJim Cromie1-1/+1
2023-08-22drm/i915/display: remove redundant parameter from sdp split updateVinod Govindapillai1-1/+1
2023-08-08drm/i915/jsl: s/JSL/JASPERLAKE for platform/subplatform definesDnyaneshwar Bhadane1-3/+4
2023-07-06drm/i915: Try to initialize DDI/ICL+ DSI ports for every VBT child deviceVille Syrjälä1-11/+46
2023-07-06drm/i915: Remove AUX CH sanitationVille Syrjälä1-1/+4
2023-07-06drm/i915: Only populate aux_ch if really neededVille Syrjälä1-1/+11
2023-07-06drm/i915: Initialize dig_port->aux_ch to NONE to be sureVille Syrjälä1-0/+2
2023-06-20drm/i915: Convert HSW/BDW to use port_mask for DDI probeVille Syrjälä1-0/+29
2023-06-20drm/i915: Assert that the port being initialized is validVille Syrjälä1-0/+3
2023-06-07drm/i915/ddi: drop unused but set variable intel_dpJani Nikula1-4/+0
2023-06-02drm/i915/dp: stop caching has_hdmi_sink in struct intel_dpJani Nikula1-3/+3
2023-05-17Merge drm/drm-next into drm-intel-nextRodrigo Vivi1-2/+2
2023-05-16drm/i915/tc: Reset TypeC PHYs left enabled in DP-alt mode after the sink disc...Imre Deak1-8/+22
2023-05-16drm/i915/tc: Call TypeC port flush_work/cleanup without modeset locks heldImre Deak1-14/+13
2023-05-16drm/i915: Factor out a helper for handling atomic modeset locks/stateImre Deak1-14/+3
2023-05-16drm/i915/hdcp: add intel_atomic_state argument to hdcp_enable functionSuraj Kandpal1-3/+1
2023-05-05drm/i915: Move has_hdmi_sink out from intel_hdmi_compute_config()Ville Syrjälä1-0/+3
2023-04-29drm/i915/mtl: Power up TCSSMika Kahola1-0/+1
2023-04-29drm/i915/mtl: Readout Thunderbolt HW stateMika Kahola1-1/+4
2023-04-29drm/i915/mtl: Enabling/disabling sequence Thunderbolt pllMika Kahola1-2/+2
2023-04-29drm/i915/mtl: C20 port clock calculationMika Kahola1-2/+2
2023-04-29drm/i915/mtl: Dump C20 pll hw stateMika Kahola1-0/+1
2023-04-29drm/i915/mtl: C20 HW readoutMika Kahola1-3/+6
2023-04-29drm/i915/mtl: C20 PLL programmingMika Kahola1-1/+2
generated by cgit v1.2.3 (git 2.39.0) at 2024-10-08 16:29:24 +0300