summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/display/intel_ddi_buf_trans.c
AgeCommit message (Expand)AuthorFilesLines
2024-04-08drm/i915: use IS_JASPERLAKE()/IS_ELKHARTLAKE() instead of IS_PLATFORM()Jani Nikula1-2/+2
2024-03-21drm/i915/display: use intel_encoder_is/to_* functionsJani Nikula1-9/+5
2023-08-08drm/i915/tgl: s/TGL/TIGERLAKE for platform/subplatform definesDnyaneshwar Bhadane1-1/+1
2023-08-08drm/i915/cml: s/CML/COMETLAKE for platform/subplatform definesDnyaneshwar Bhadane1-2/+2
2023-08-08drm/i915/cfl: s/CFL/COFFEELAKE for platform/subplatform definesDnyaneshwar Bhadane1-2/+2
2023-08-08drm/i915/kbl: s/KBL/KABYLAKE for platform/subplatform definesDnyaneshwar Bhadane1-2/+2
2023-08-08drm/i915/skl: s/SKL/SKYLAKE for platform/subplatform definesDnyaneshwar Bhadane1-2/+2
2023-06-21drm/i915/mtl: Add new vswing table for C20 phy to support DP 1.4Lee Shawn C1-2/+24
2023-06-21drm/i915/mtl: update DP 2.0 vswing table for C20 phyLee Shawn C1-1/+1
2023-04-29drm/i915/mtl: Add voltage swing sequence for C20Mika Kahola1-2/+51
2023-04-14drm/i915/mtl: Add vswing programming for C10 physMika Kahola1-1/+30
2022-06-03drm/i915/display/adlp: More updates to voltage swing tableBalasubramani Vivekanandan1-3/+3
2022-05-27drm/i915/bios: Split VBT data into per-panel vs. global partsVille Syrjälä1-4/+5
2022-05-27drm/i915/display/adl_p: Updates to HDMI combo PHY voltage swing tableBalasubramani Vivekanandan1-21/+1
2022-05-04drm/i915: warn about missing ->get_buf_trans initializationJani Nikula1-1/+3
2022-04-11Merge drm/drm-next into drm-intel-nextJani Nikula1-1/+1
2022-03-21drm/i915/display/adlp: More voltage swing table updatesJosé Roberto de Souza1-4/+18
2022-03-14drm/i915/display/adlp: Update eDP voltage swing tableJosé Roberto de Souza1-2/+16
2022-02-25Merge drm/drm-next into drm-intel-gt-nextTvrtko Ursulin1-21/+21
2022-02-23drm/i915/tgl: Simply subplatform detectionJosé Roberto de Souza1-1/+1
2022-01-17drm/i915/display/ehl: Update voltage swing tableJosé Roberto de Souza1-5/+5
2022-01-13drm/i915/display/ehl: Update voltage swing tableJosé Roberto de Souza1-5/+5
2022-01-11drm/i915/snps: vswing value refined for SNPS physClint Taylor1-21/+21
2021-12-07drm/i915/ddi: add use_edp_hobl() and use_edp_low_vswing() helpersJani Nikula1-58/+36
2021-10-07drm/i915/dg2: fix snps buf trans for uhbrJani Nikula1-1/+3
2021-10-04drm/i915: Nuke intel_ddi_hdmi_num_entries()Ville Syrjälä1-20/+0
2021-09-30drm/i915: s/ddi_translations/trans/Ville Syrjälä1-314/+314
2021-08-13drm/i915/dg2: add SNPS PHY translations for UHBR link ratesJani Nikula1-1/+28
2021-08-13drm/i915/dg2: use existing mechanisms for SNPS PHY translationsJani Nikula1-1/+30
2021-07-30drm/i915/display: remove CNL ddi buf translation tablesLucas De Marchi1-470/+206
2021-07-29drm/i915/adl_p: Add ddi buf translation tables for combo PHYMatt Roper1-1/+115
2021-07-29drm/i915/adl_s: Update ddi buf translation tablesMatt Roper1-22/+22
2021-06-24drm/i915: Add the missing adls vswing tablesVille Syrjälä1-0/+101
2021-06-24drm/i915: Nuke buf_trans hdmi functionsVille Syrjälä1-44/+7
2021-06-24drm/i915: Clean up jsl/ehl buf trans functionsVille Syrjälä1-67/+20
2021-06-24drm/i915: Fix ehl edp hbr2 vswing tableVille Syrjälä1-2/+26
2021-06-23drm/i915: Deduplicate icl DP HBR2 vs. eDP HBR3 tableVille Syrjälä1-29/+10
2021-06-23drm/i915: Fix dg1 buf trans tablesVille Syrjälä1-6/+49
2021-06-23drm/i915: Introduce rkl_get_combo_buf_trans()Ville Syrjälä1-11/+51
2021-06-23drm/i915: Clean up hsw/bdw/skl/kbl buf trans funcsVille Syrjälä1-187/+115
2021-06-23drm/i915: Introduce encoder->get_buf_trans()Ville Syrjälä1-30/+45
2021-06-23drm/i915: Store the HDMI default entry in the bug trans structVille Syrjälä1-23/+26
2021-06-23drm/i915; Return the whole buf_trans struct from get_buf_trans()Ville Syrjälä1-49/+49
2021-06-23drm/i915: Introduce intel_get_buf_trans()Ville Syrjälä1-124/+129
2021-06-23drm/i915: Wrap the buf trans tables into a structVille Syrjälä1-178/+443
2021-06-23drm/i915: Rename dkl phy buf trans tablesVille Syrjälä1-16/+16
2021-06-23drm/i915: Wrap the platform specific buf trans structs into a unionVille Syrjälä1-651/+651
2021-06-23drm/i915: Introduce hsw_get_buf_trans()Ville Syrjälä1-13/+30
2021-06-23drm/i915: s/intel/hsw/ for hsw/bdw/skl buf transVille Syrjälä1-40/+39
2021-05-25drm/i915/display: fix typo when returning tableLucas De Marchi1-1/+1
generated by cgit v1.2.3 (git 2.39.0) at 2024-10-13 04:29:45 +0300