summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/display/intel_fbc.c
AgeCommit message (Expand)AuthorFilesLines
2022-02-23Merge tag 'drm-intel-gt-next-2022-02-17' of git://anongit.freedesktop.org/drm...Rodrigo Vivi1-1/+1
2022-02-11drm/i915/fbc: Fix the plane end Y offset checkVille Syrjälä1-1/+2
2022-01-31Merge drm/drm-next into drm-intel-nextRodrigo Vivi1-1/+1
2022-01-18Merge drm/drm-next into drm-intel-gt-nextTvrtko Ursulin1-817/+1014
2022-01-05drm/i915/display: Use to_gt() helper for GGTT accessesMichał Winiarski1-1/+1
2021-12-27drm/i915/fbc: Remember to update FBC state even when not reallocating CFBVille Syrjälä1-1/+3
2021-12-23drm/i915/fbc: Remember to update FBC state even when not reallocating CFBVille Syrjälä1-1/+3
2021-12-17Merge tag 'drm-intel-next-2021-12-14' of ssh://git.freedesktop.org/git/drm/dr...Dave Airlie1-567/+610
2021-12-15drm/i915/fbc: Register per-crtc debugfs filesVille Syrjälä1-12/+19
2021-12-15drm/i915/fbc: Introduce device info fbc_maskVille Syrjälä1-17/+21
2021-12-15drm/i915/fbc: Loop through FBC instances in various placesVille Syrjälä1-57/+90
2021-12-15drm/i915/fbc: Parametrize FBC register offsetsVille Syrjälä1-15/+19
2021-12-10Merge tag 'drm-intel-gt-next-2021-12-09' of git://anongit.freedesktop.org/drm...Dave Airlie1-1/+1
2021-12-09drm/i915/trace: split out display trace to a separate fileJani Nikula1-1/+1
2021-12-03drm/i915/fbc: Pimp the FBC debugfs outputVille Syrjälä1-0/+18
2021-12-03drm/i915/fbc: No FBC+double wide pipeVille Syrjälä1-0/+5
2021-12-03drm/i915/fbc: s/parms/fbc_state/Ville Syrjälä1-70/+68
2021-12-03drm/i915/fbc: Move plane pointer into intel_fbc_stateVille Syrjälä1-28/+26
2021-12-03drm/i915/fbc: Nuke state_cacheVille Syrjälä1-107/+62
2021-12-03drm/i915/fbc: Disable FBC fully on FIFO underrunVille Syrjälä1-21/+8
2021-12-03drm/i915/fbc: Move stuff from intel_fbc_can_enable() into intel_fbc_check_pla...Ville Syrjälä1-12/+10
2021-12-03drm/i915/fbc: Allocate intel_fbc dynamicallyVille Syrjälä1-38/+110
2021-12-03drm/i915/fbc: Introduce intel_fbc_add_plane()Ville Syrjälä1-0/+9
2021-12-03drm/i915/fbc: Move FBC debugfs stuff into intel_fbc.cVille Syrjälä1-31/+79
2021-12-03drm/i915/fbc: Pass i915 instead of FBC instance to FBC underrun stuffVille Syrjälä1-12/+12
2021-12-03drm/i915/fbc: Flatten __intel_fbc_pre_update()Ville Syrjälä1-21/+21
2021-12-03drm/i915/fbc: Track FBC usage per-planeVille Syrjälä1-112/+108
2021-12-03drm/i915/fbc: Pass around FBC instance instead of crtcVille Syrjälä1-17/+12
2021-12-03drm/i915/fbc: Reuse the same struct for the cache and paramsVille Syrjälä1-35/+27
2021-12-03drm/i915/fbc: Nuke more FBC stateVille Syrjälä1-68/+64
2021-12-03drm/i915/fbc: Relocate intel_fbc_override_cfb_stride()Ville Syrjälä1-21/+21
2021-12-03drm/i915/fbc: Nuke lots of crap from intel_fbc_state_cacheVille Syrjälä1-183/+158
2021-12-03drm/i915/fbc: Pass whole plane state to intel_fbc_min_limit()Ville Syrjälä1-3/+4
2021-12-01drm/i915: Use per device iommu checkTvrtko Ursulin1-1/+1
2021-11-24Revert "drm/i915/dg2: Tile 4 plane format support"Stanislav Lisovskiy1-1/+0
2021-11-23drm/i915/dg2: Tile 4 plane format supportStanislav Lisovskiy1-0/+1
2021-11-15drm/i915/fbc: fix the FBC kernel-doc warningsJani Nikula1-3/+3
2021-11-11drm/1915/fbc: Replace plane->has_fbc with a pointer to the fbc instanceVille Syrjälä1-12/+12
2021-11-11drm/i915/fbc: Start passing around intel_fbcVille Syrjälä1-194/+185
2021-11-11drm/i915/fbc: s/dev_priv/i915/Ville Syrjälä1-263/+263
2021-11-11drm/i915/fbc: Finish polishing FBC1 registersVille Syrjälä1-1/+1
2021-11-11drm/i915/fbc: Clean up all register definesVille Syrjälä1-12/+12
2021-11-11drm/i915/fbc: Nuke BDW_FBC_COMP_SEG_MASKVille Syrjälä1-4/+1
2021-11-11drm/i915/fbc: Introduce intel_fbc_set_false_color()Ville Syrjälä1-0/+27
2021-11-11drm/i915/fbc: Introduce .program_cfb() vfuncVille Syrjälä1-19/+37
2021-11-11drm/i915/fbc: s/gen7/ivb/Ville Syrjälä1-8/+8
2021-11-11drm/i915/fbc: Introduce .nuke() vfuncVille Syrjälä1-61/+84
2021-11-11drm/i915/fbc: Introduce intel_fbc_funcsVille Syrjälä1-28/+52
2021-11-11drm/i915/fbc: Extract helpers to compute FBC control register valuesVille Syrjälä1-61/+87
2021-11-11drm/i915/fbc: Introduce intel_fbc_is_compressing()Ville Syrjälä1-0/+36
generated by cgit v1.2.3 (git 2.39.0) at 2024-07-29 00:48:45 +0300