summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/display/intel_snps_phy.c
AgeCommit message (Expand)AuthorFilesLines
2021-08-30drm/i915/dg2: UHBR tables added for pll programmingAnimesh Manna1-0/+147
2021-08-26drm/i915/snps: constify struct intel_mpllb_state arrays harderJani Nikula1-7/+7
2021-08-13drm/i915/dg2: use existing mechanisms for SNPS PHY translationsJani Nikula1-44/+17
2021-07-29drm/i915/dg2: Update lane disable power state during PSRGwan-gyeong Mun1-0/+14
2021-07-29drm/i915/dg2: Wait for SNPS PHY calibration during display initMatt Roper1-0/+15
2021-07-29drm/i915/dg2: Add vswing programming for SNPS physMatt Roper1-0/+54
2021-07-29drm/i915/dg2: Add MPLLB programming for HDMIMatt Roper1-12/+274
2021-07-29drm/i915/dg2: Add MPLLB programming for SNPS PHYMatt Roper1-0/+517