summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/display/skl_watermark.c
AgeCommit message (Expand)AuthorFilesLines
2024-08-01drm/i915/dpkgc: Add VRR condition for DPKGC EnablementSuraj Kandpal1-11/+13
2024-05-31drm/i915: Plumb the full atomic state into skl_ddb_add_affected_planes()Ville Syrjälä1-10/+9
2024-05-15drm/i915: Handle SKL+ WM/DDB registers next to all other plane registersVille Syrjälä1-93/+2
2024-05-15drm/i915: Nuke skl_write_wm_level() and skl_ddb_entry_write()Ville Syrjälä1-35/+22
2024-05-15drm/i915: Extract skl_plane_{wm,ddb}_reg_val()Ville Syrjälä1-10/+19
2024-05-15drm/i915: Move skl+ wm/ddb registers to proper headersVille Syrjälä1-0/+1
2024-05-15drm/i915: Extract skl_universal_plane_regs.hVille Syrjälä1-0/+1
2024-05-03drm/i915/xe2hpd: Do not program MBUS_DBOX BW creditsJosé Roberto de Souza1-1/+1
2024-05-03drm/i915: Reject async flips if we need to change DDB/watermarksVille Syrjälä1-0/+12
2024-04-19drm/i915/display: Disable SAGV on bw init, to force QGV point recalculationStanislav Lisovskiy1-1/+1
2024-04-08drm/i915: move i915_fixed.h to display/intel_fixed.hJani Nikula1-1/+1
2024-04-04drm/i915: Optimize out redundant dbuf slice updatesVille Syrjälä1-9/+18
2024-04-04drm/i915: Use a plain old int for the cdclk/mdclk ratioVille Syrjälä1-2/+4
2024-04-04drm/i915: Implement vblank synchronized MBUS join changesStanislav Lisovskiy1-36/+86
2024-04-04drm/i915: Use the correct mdclk/cdclk ratio in MBUS updatesVille Syrjälä1-11/+8
2024-04-04drm/i915: Add debugs for mbus joining and dbuf ratio programmingVille Syrjälä1-0/+9
2024-04-04drm/i915: Extract intel_dbuf_mdclk_min_tracker_update()Ville Syrjälä1-18/+25
2024-04-04drm/i915: Extract intel_dbuf_mbus_join_update()Ville Syrjälä1-11/+24
2024-04-04drm/i915: Relocate intel_mbus_dbox_update()Ville Syrjälä1-83/+83
2024-04-04drm/i915: Loop over all active pipes in intel_mbus_dbox_updateStanislav Lisovskiy1-6/+1
2024-03-13drm/i915/xe2lpd: Support MDCLK:CDCLK ratio changesGustavo Sousa1-8/+32
2024-03-13drm/i915: Add mdclk_cdclk_ratio to intel_dbuf_stateGustavo Sousa1-1/+17
2024-03-13drm/i915: Extract intel_dbuf_mdclk_cdclk_ratio_update()Gustavo Sousa1-11/+19
2024-02-23drm/i915/lnl: Program PKGC_LATENCY registerSuraj Kandpal1-2/+52
2024-02-03drm/i915: Compute use_sagv_wm differentlyVille Syrjälä1-15/+23
2024-01-22Revert "drm/i915/xe2lpd: Treat cursor plane as regular plane for DDB allocation"Ville Syrjälä1-9/+7
2023-10-26drm/i915/display: Move enable_sagv module parameter under displayJouni Högander1-2/+3
2023-10-07drm/i915: Simplify watermark state checker calling conventionVille Syrjälä1-3/+5
2023-10-07drm/i915: Constify watermark state checkerVille Syrjälä1-1/+1
2023-09-28drm/i915: Rename intel_modeset_all_pipes() to intel_modeset_all_pipes_late()Imre Deak1-1/+1
2023-09-27drm/i915: Introduce skl_watermark_max_latency()Ville Syrjälä1-0/+14
2023-09-21drm/i915/xe2lpd: Treat cursor plane as regular plane for DDB allocationStanislav Lisovskiy1-7/+9
2023-06-07drm/i915: annotate maybe unused but set intel_crtc_state variablesJani Nikula1-1/+1
2023-05-24drm/i915: Convert INTEL_INFO()->display to a pointerMatt Roper1-4/+4
2023-04-04drm/i915/wm: split out SKL+ watermark regs to a separate fileJani Nikula1-0/+1
2023-03-31drm/i915/psr: Implement Display WA #1136Jouni Högander1-5/+0
2023-03-31drm/i915/psr: Implement Wa_14015648006Jouni Högander1-2/+5
2023-03-25drm/i915: Add i915.enable_sagv modparamVille Syrjälä1-0/+4
2023-03-10drm/i915: Reject wm levels that exceed vblank timeVille Syrjälä1-2/+116
2023-03-10drm/i915: Extract skl_wm_latency()Ville Syrjälä1-14/+26
2023-03-06drm/i915: remove unnecessary intel_pm.h includesJani Nikula1-1/+0
2023-02-16drm/i915: Copy highest enabled wm level to disabled wm levels for gen >= 9Stanislav Lisovskiy1-11/+15
2023-02-15drm/i915/wm: add .get_hw_state to watermark funcsJani Nikula1-2/+9
2023-02-15drm/i915/wm: move remaining watermark code out of intel_pm.cJani Nikula1-5/+6
2023-02-10drm/i915: Replace wm.max_levels with wm.num_levels and use it everywhereVille Syrjälä1-32/+30
2023-02-10drm/i915: Populate wm.max_level for everyoneVille Syrjälä1-0/+5
2023-02-01drm/i915: Expose SAGV state via debugfsVille Syrjälä1-5/+26
2023-02-01drm/i915: Introduce HAS_SAGV()Ville Syrjälä1-3/+3
2023-02-01drm/i915: Don't do the WM0->WM1 copy w/a if WM1 is already enabledVille Syrjälä1-1/+2
2023-01-30drm/i915: implement async_flip mode per plane trackingAndrzej Hajda1-0/+4
generated by cgit v1.2.3 (git 2.39.0) at 2024-10-03 10:40:13 +0300