summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/msm
AgeCommit message (Expand)AuthorFilesLines
2023-10-05drm/msm/dpu: fail dpu_plane_atomic_check() based on mdp clk limitsAbhinav Kumar1-3/+12
2023-09-21drm/msm/dp: Add newlines to debug printksStephen Boyd1-2/+2
2023-09-21drm/msm/dpu: change _dpu_plane_calc_bw() to use u64 to avoid overflowAbhinav Kumar1-6/+6
2023-09-21drm/msm/dsi: fix irq_of_parse_and_map() error checkingDan Carpenter1-4/+3
2023-09-21drm/msm/dsi: skip the wait for video mode done if not applicableAbhinav Kumar1-0/+12
2023-09-21drm/msm/mdss: fix highest-bank-bit for msm8998Dmitry Baryshkov1-1/+1
2023-09-21drm/msm/dp: do not reinitialize phy unless retry during link trainingKuogee Hsieh1-7/+6
2023-08-30Merge tag 'drm-next-2023-08-30' of git://anongit.freedesktop.org/drm/drmLinus Torvalds77-2882/+4756
2023-08-25minmax: add in_range() macroMatthew Wilcox (Oracle)1-6/+0
2023-08-24Merge tag 'drm-msm-next-2023-08-20' of https://gitlab.freedesktop.org/drm/msm...Dave Airlie71-2856/+4734
2023-08-24BackMerge tag 'v6.5-rc7' into drm-nextDave Airlie10-28/+54
2023-08-17drm/msm/a6xx: Bail out early if setting GPU OOB failsKonrad Dybcio1-1/+3
2023-08-17drm/msm/a6xx: Move LLC accessors to the common headerKonrad Dybcio2-15/+15
2023-08-17drm/msm/a6xx: Introduce a6xx_llc_readKonrad Dybcio1-0/+5
2023-08-15drm/msm/adreno: Add missing MODULE_FIRMWARE macrosJuerg Haefliger1-0/+10
2023-08-15drm/msm/gpu: Push gpu lock down past runpmRob Clark2-10/+8
2023-08-14drm/msm/a690: Switch to a660_gmu.binRob Clark1-1/+1
2023-08-10drm/msm: Remove vma use trackingRob Clark5-96/+9
2023-08-10drm/msm: Take lru lock once per submit_pin_objects()Rob Clark3-17/+46
2023-08-10drm/msm: Use drm_gem_object in submit bos tableRob Clark6-40/+40
2023-08-10drm/msm: Take lru lock once per job_runRob Clark2-3/+5
2023-08-10drm/msm/adreno: adreno_gpu: Switch to memdup_user_nul() helperRuan Jinjie1-11/+3
2023-08-08drm/msm: Disallow relocs on a6xx+Rob Clark3-0/+21
2023-08-08drm/msm/a6xx: Fix GMU lockdep splatRob Clark2-5/+8
2023-08-08drm/msm/a2xx: Call adreno_gpu_init() earlierFabio Estevam1-4/+4
2023-08-08drm/msm/a6xx: Fix up GMU region reservationsKonrad Dybcio1-4/+4
2023-08-08drm/msm/a6xx: Improve GMU force shutdown sequenceKonrad Dybcio1-0/+7
2023-08-08drm/msm/a6xx: Ensure clean GMU state in a6xx_gmu_fw_startKonrad Dybcio1-0/+6
2023-08-08drm/msm/a6xx: Skip empty protection ranges entriesKonrad Dybcio1-2/+5
2023-08-08drm/msm/a6xx: Use descriptive bitfield names for CP_PROTECT_CNTLKonrad Dybcio1-1/+4
2023-08-08drm/msm/a6xx: Add some missing header definitionsKonrad Dybcio2-0/+5
2023-08-08drm/msm/a6xx: Fix misleading commentRob Clark1-2/+2
2023-08-08drm/msm/adreno: Switch to chip-id for identifying GPURob Clark7-105/+115
2023-08-08drm/msm/adreno: Move adreno info to configRob Clark4-17/+8
2023-08-08drm/msm/adreno: Add helper for formating chip-idRob Clark3-16/+17
2023-08-08drm/msm/adreno: Add adreno familyRob Clark3-18/+70
2023-08-08drm/msm/adreno: Bring the a630 family togetherRob Clark2-5/+6
2023-08-08drm/msm/adreno: Move speedbin mapping to device tableRob Clark3-155/+97
2023-08-08drm/msm/adreno: Allow SoC specific gpu device table entriesRob Clark2-4/+31
2023-08-08drm/msm/adreno: Use quirk to identify cached-coherent supportRob Clark2-7/+17
2023-08-08drm/msm/adreno: Use quirk identify hw_aprivRob Clark3-2/+6
2023-08-08drm/msm/adreno: Remove redundant revn paramRob Clark3-16/+9
2023-08-08drm/msm/adreno: Remove redundant gmem size paramRob Clark5-8/+8
2023-08-08drm/msm/adreno: Remove GPU nameRob Clark3-34/+5
2023-08-08Merge branch 'msm-fixes' into msm-nextRob Clark8-12/+37
2023-08-04drm/msm/dpu: fix the irq index in dpu_encoder_phys_wb_wait_for_commit_doneDmitry Baryshkov1-1/+2
2023-08-04drm/msm/dpu: initialise clk_rate to 0 in _dpu_core_perf_get_core_clk_rateDmitry Baryshkov1-0/+1
2023-08-04drm/msm/dpu: clean up some inconsistent indentingJiapeng Chong1-3/+3
2023-08-04drm/msm/mdp5: Don't leak some plane stateDaniel Vetter1-2/+1
2023-08-04drm/msm/dpu: Drop encoder vsync_eventJessica Zhang2-87/+1
generated by cgit v1.2.3 (git 2.39.0) at 2024-07-28 04:02:51 +0300