summaryrefslogtreecommitdiff
path: root/drivers/phy/xilinx
AgeCommit message (Expand)AuthorFilesLines
2024-07-02phy: zynqmp: Add debugfs supportSean Anderson1-0/+40
2024-07-02phy: zynqmp: Take the phy mutex in xlateSean Anderson1-0/+1
2024-07-02phy: zynqmp: Only wait for PLL lock "primary" instancesSean Anderson1-9/+21
2024-07-02phy: zynqmp: Store instance instead of typeSean Anderson1-84/+31
2024-07-02phy: zynqmp: Enable reference clock correctlySean Anderson1-6/+8
2024-04-05phy: xilinx: Convert to platform remove callback returning voidUwe Kleine-König1-4/+2
2024-02-23phy: constify of_phandle_args in xlateKrzysztof Kozlowski1-1/+1
2023-07-12phy: zynqmp: Allow variation in refclk rateSean Anderson1-1/+4
2023-07-12phy: xilinx: phy-zynqmp: dynamic clock support for power-savePiyush Mehta1-46/+15
2023-07-12phy: xilinx: add runtime PM supportPiyush Mehta1-7/+28
2023-03-31phy: xilinx: phy-zynqmp: mention SGMII as supported protocolRadhey Shyam Pandey1-3/+2
2022-01-27phy: xilinx: zynqmp: Fix bus width setting for SGMIIRobert Hancock1-5/+6
2021-08-18phy: xilinx: zynqmp: skip PHY initialization and PLL lock for USBPiyush Mehta1-0/+3
2021-03-31phy: zynqmp: Handle the clock enable/disable properlyManish Narani1-7/+51
2021-02-06phy: zynqmp: Simplify code by using dev_err_probe()Michal Simek1-7/+4
2020-07-01phy: zynqmp: Fix unused-function compiler warningTobias Klauser1-4/+2
2020-06-29phy: zynqmp: Add PHY driver for the Xilinx ZynqMP Gigabit TransceiverAnurag Kumar Vulisha3-0/+1011