summaryrefslogtreecommitdiff
path: root/drivers
AgeCommit message (Expand)AuthorFilesLines
2019-09-24drm/i915/selftests: Verify the LRC register layout between init and HWChris Wilson7-266/+648
2019-09-24drm/i915: Add TigerLake bandwidth checkingStanislav Lisovskiy1-8/+18
2019-09-24drm/i915: Mark contents as dirty on a write faultChris Wilson1-1/+5
2019-09-23drm/i915: Prevent bonded requests from overtaking each other on preemptionChris Wilson1-8/+12
2019-09-23drm/i915: Fixup preempt-to-busy vs reset of a virtual requestChris Wilson2-5/+6
2019-09-23drm/i915: Fixup preempt-to-busy vs resubmission of a virtual requestChris Wilson1-6/+26
2019-09-23drm/i915/tgl: Check the UC health of tc controllers after power onJosé Roberto de Souza1-0/+13
2019-09-23drm/i915/icl: Unify disable and enable phy clock gating functionsJosé Roberto de Souza1-50/+23
2019-09-23drm/i915/tgl: Add dkl phy registersVandita Kulkarni1-0/+162
2019-09-23drm/i915/tgl/pll: Set update_active_dpllClinton A Taylor1-0/+1
2019-09-23drm/i915/tgl: Finish modular FIA support on registersJosé Roberto de Souza3-48/+53
2019-09-23drm/i915/tgl: Add missing ddi clock select during DP init sequenceClinton A Taylor1-1/+4
2019-09-23drm/i915/execlists: Refactor -EIO markup of hung requestsChris Wilson1-14/+17
2019-09-23drm/i915: Only enqueue already completed requestsChris Wilson3-38/+74
2019-09-23drm/i915/execlists: Drop redundant list_del_init(&rq->sched.link)Chris Wilson1-1/+0
2019-09-23drm/i915/execlists: Relax assertion for a pinned context image on resetChris Wilson1-1/+1
2019-09-23drm/i915: pass i915 to intel_modeset_init() and intel_modeset_init_hw()Jani Nikula3-40/+37
2019-09-23drm/i915: abstract intel_mode_config_init() from intel_modeset_init()Jani Nikula1-40/+47
2019-09-23drm/i915: abstract intel_panel_sanitize_ssc() from intel_modeset_init()Jani Nikula1-17/+22
2019-09-23drm/i915: pass i915 to intel_modeset_driver_remove()Jani Nikula3-23/+21
2019-09-23drm/i915: pass i915 to i915_driver_modeset_probe()Jani Nikula1-30/+29
2019-09-23drm/i915: add i915_driver_modeset_remove()Jani Nikula1-10/+15
2019-09-23drm/i915: save AUD_FREQ_CNTRL state at audio domain suspendKai Vehmanen3-2/+18
2019-09-23drm/i915/dsb: Documentation for DSB.Animesh Manna1-0/+68
2019-09-23drm/i915/dsb: Enable DSB for gen12.Animesh Manna1-1/+2
2019-09-23drm/i915/dsb: Enable gamma lut programming using DSB.Animesh Manna1-23/+41
2019-09-23drm/i915/dsb: function to trigger workload execution of DSB.Animesh Manna3-0/+46
2019-09-23drm/i915/dsb: functions to enable/disable DSB engine.Animesh Manna2-0/+41
2019-09-23drm/i915/dsb: Check DSB engine status.Animesh Manna2-0/+16
2019-09-23drm/i915/dsb: Indexed register write function for DSB.Animesh Manna2-0/+77
2019-09-23drm/i915/dsb: single register write function for DSB.Jani Nikula2-0/+38
2019-09-23drm/i915/dsb: DSB context creation.Animesh Manna5-0/+118
2019-09-23drm/i915/dsb: feature flag added for display state buffer.Animesh Manna2-0/+3
2019-09-23drm/i915/color: Extract icl_read_luts()Swati Sharma2-15/+117
2019-09-23drm/i915/color: Fix formatting issuesSwati Sharma1-21/+19
2019-09-21drm/i915/tgl: s/ss/eu fuse reading supportDaniele Ceraolo Spurio4-29/+68
2019-09-20drm/i915: Add PIPECONF YCbCr 4:4:4 programming for ILK-IVBVille Syrjälä2-1/+24
2019-09-20drm/i915: Set up ILK/SNB csc unit properly for YCbCr outputVille Syrjälä2-10/+25
2019-09-20drm/i915: Document ILK+ pipe csc matrix betterVille Syrjälä1-5/+21
2019-09-20drm/i915: Add PIPECONF YCbCr 4:4:4 programming for HSWVille Syrjälä2-1/+13
2019-09-20drm/i915: Simplify intel_get_crtc_ycbcr_config()Ville Syrjälä2-41/+34
2019-09-20drm/i915: Don't look at unrelated PIPECONF bits for interlaced readoutVille Syrjälä1-1/+16
2019-09-20drm/i915: Never set limited_color_range=true for YCbCr outputVille Syrjälä3-6/+34
2019-09-20drm/i915: Extract intel_hdmi_limited_color_range()Ville Syrjälä1-10/+20
2019-09-20drm/i915: Fix AVI infoframe quantization range for YCbCr outputVille Syrjälä1-5/+10
2019-09-20drm/i915: Fix HSW+ DP MSA YCbCr colorspace indicationVille Syrjälä2-3/+6
2019-09-20drm/i915/uc: Update HuC firmware naming convention and load latest HuCAnusha Srivatsa1-13/+14
2019-09-20Revert "drm/i915/tgl: Implement Wa_1406941453"Chris Wilson2-10/+0
2019-09-20drm/i915: Protect timeline->hwsp dereferencingChris Wilson1-7/+25
2019-09-20drm/i915: Lock signaler timeline while navigatingChris Wilson1-22/+46
generated by cgit v1.2.3 (git 2.39.0) at 2024-09-14 21:36:15 +0300