summaryrefslogtreecommitdiff
path: root/drivers
AgeCommit message (Expand)AuthorFilesLines
2013-09-07clk: samsung: pll: Use new registration method for PLL45xxTomasz Figa3-62/+20
2013-09-07clk: samsung: exynos4: Rename exynos4_plls to exynos4x12_pllsTomasz Figa1-3/+3
2013-09-07clk: samsung: exynos4: Remove checks for DT nodeTomasz Figa1-7/+4
2013-09-07clk: samsung: exynos4: Remove unused static clkdev aliasesTomasz Figa1-184/+172
2013-09-07clk: samsung: Modify _get_rate() helper to use __clk_lookup()Tomasz Figa3-9/+7
2013-09-07clk: samsung: exynos4: Use separate aliases for cpufreq related clocksTomasz Figa1-8/+27
2013-09-07clocksource: samsung_pwm_timer: Get clock from device treeTomasz Figa1-4/+8
2013-09-04clk: Move symbol export to proper locationThierry Reding1-1/+1
2013-08-30clk: fix new_parent dereference before null checkJames Hogan1-6/+7
2013-08-30clk: wm831x: Initialise wm831x pointer on initMark Brown1-0/+2
2013-08-30clk/exynos5420: assign dout_pixel id to pixel clock dividerRahul Sharma1-1/+4
2013-08-30clk/exynos5420: add hdmi mux to change parents in hdmi driverRahul Sharma1-1/+4
2013-08-30clk/exynos5420: fix the order of parents of hdmi muxRahul Sharma1-1/+1
2013-08-30clk/exynos5420: add gate clock for mixer sysmmuRahul Sharma1-1/+2
2013-08-30clk/exynos5420: add sclk_hdmiphy to the list of special clocksRahul Sharma1-2/+2
2013-08-30clk: wm831x: Provide is_prepared() rather than is_enabled()Mark Brown1-7/+7
2013-08-29clk/exynos5250: change parent to aclk200_disp1 for hdmi subsystemRahul Sharma1-2/+2
2013-08-29clk: tegra30: Don't wait for PLL_U lock bitTuomas Tynkkynen1-1/+1
2013-08-28clk: s3c64xx: Fix incorrect placement of __initdataSachin Kamat1-2/+2
2013-08-28clk: sunxi: Fix incorrect placement of __initconstSachin Kamat1-30/+30
2013-08-28clk: kirkwood: Fix incorrect placement of __initconstSachin Kamat1-7/+7
2013-08-28clk: dove: Fix incorrect placement of __initconstSachin Kamat1-6/+6
2013-08-28clk: armada-xp: Fix incorrect placement of __initconstSachin Kamat1-6/+6
2013-08-28clk: armada-370: Fix incorrect placement of __initconstSachin Kamat1-7/+7
2013-08-28clk: u300: Fix incorrect placement of __initconstSachin Kamat1-2/+2
2013-08-28clk: nomadik: Fix incorrect placement of __initconstSachin Kamat1-2/+2
2013-08-28clk: bcm2835: Fix incorrect placement of __initconstSachin Kamat1-1/+1
2013-08-28Merge tag 'sunxi-clk-for-3.12' of https://github.com/mripard/linux into clk-n...Mike Turquette1-38/+194
2013-08-28clk: wrap I/O access for improved portabilityGerhard Sittig3-9/+9
2013-08-28Merge branch 'clk-next-s3c64xx-delta' into clk-nextMike Turquette2-98/+13
2013-08-28clk: get matching entry under lock in of_clk_init()Alex Elder1-2/+2
2013-08-28clk: sunxi: fix initialization of basic clocksEmilio López1-8/+3
2013-08-27clk: samsung: pll: Use new registration method for PLL6552 and PLL6553Tomasz Figa2-98/+13
2013-08-26clk: sunxi: Add Allwinner A20 gatesMaxime Ripard1-0/+15
2013-08-26clk: sunxi: Add A31 clocks supportMaxime Ripard1-0/+124
2013-08-26clk: sunxi: Allow to specify the divider width from the dividers dataMaxime Ripard1-11/+13
2013-08-26clk: sunxi: Rename the structure to prepare the addition of sun6iMaxime Ripard1-27/+27
2013-08-26clk: sunxi: fix initialization of basic clocksEmilio López1-8/+3
2013-08-26clk: sunxi: Add A10s gatesMaxime Ripard1-0/+15
2013-08-23clk: mvebu: add missing iounmapJisheng Zhang2-7/+15
2013-08-22clk: handle NULL struct clk gracefullyMike Turquette1-1/+7
2013-08-21Merge tag 'zynq-clk-for-3.12' of git://git.xilinx.com/linux-xlnx into clk-nextMike Turquette1-5/+14
2013-08-20clk/zynq/pll: Use #defines for fbdiv min/max valuesSoren Brinkmann1-4/+7
2013-08-20clk/zynq/pll: Fix documentation for PLL register functionSoren Brinkmann1-1/+7
2013-08-19clk: clk-mux: implement remuxing on set_rateJames Hogan2-0/+50
2013-08-19clk: add CLK_SET_RATE_NO_REPARENT flagJames Hogan16-274/+384
2013-08-19clk: add support for clock reparent on set_rateJames Hogan1-46/+96
2013-08-19clk: move some parent related functions upwardsJames Hogan1-104/+104
2013-08-19clk: abstract parent cacheJames Hogan1-7/+14
2013-08-16clk: export fixed-factor, gate & mux registrationMike Turquette3-0/+5