summaryrefslogtreecommitdiff
path: root/include/linux/mfd/intel-m10-bmc.h
AgeCommit message (Expand)AuthorFilesLines
2023-06-15mfd: intel-m10-bmc: Manage access to MAX 10 fw handshake registersIlpo Järvinen1-0/+28
2023-06-15mfd: intel-m10-bmc: Move m10bmc_sys_read() away from headerIlpo Järvinen1-16/+1
2023-06-15mfd: intel-m10-bmc: Create m10bmc_sys_update_bits()Ilpo Järvinen1-0/+4
2023-01-30fpga: m10bmc-sec: Add support for N6000Ilpo Järvinen1-0/+51
2023-01-27mfd: intel-m10-bmc: Add PMCI driverIlpo Järvinen1-0/+28
2023-01-27fpga: m10bmc-sec: Make rsu status type specificIlpo Järvinen1-1/+0
2023-01-27mfd: intel-m10-bmc: Prefix register defines with M10BMC_N3000Ilpo Järvinen1-33/+33
2023-01-27mfd: intel-m10-bmc: Support multiple CSR register layoutsIlpo Järvinen1-4/+34
2023-01-27mfd: intel-m10-bmc: Split into core and spi specific partsIlpo Järvinen1-0/+6
2023-01-27mfd: intel-m10-bmc: Create m10bmc_platform_info for type specific infoIlpo Järvinen1-0/+12
2023-01-27mfd: intel-m10-bmc: Add missing includes to headerIlpo Järvinen1-0/+3
2021-04-14mfd: intel-m10-bmc: Add support for MAX10 BMC Secure UpdatesRuss Weight1-0/+85
2021-04-14mfd: intel-m10-bmc: Add access table configuration to the regmapMatthew Gerlach1-1/+4
2021-04-14mfd: intel-m10-bmc: Simplify the legacy version reg definitionXu Yilun1-1/+1
2021-04-14mfd: intel-m10-bmc: Fix the register access rangeXu Yilun1-1/+1
2021-02-08mfd: intel-m10-bmc: Expose MAC address and countRuss Weight1-0/+9
2020-09-30mfd: intel-m10-bmc: Add Intel MAX 10 BMC chip support for Intel FPGA PACXu Yilun1-0/+65
generated by cgit v1.2.3 (git 2.39.0) at 2024-08-09 00:00:01 +0300