From 23d103ae3e061b466dc68dd10a035dcd3b2de99a Mon Sep 17 00:00:00 2001 From: Chris Packham Date: Fri, 12 Jul 2019 05:46:58 +0100 Subject: ARM: 8891/1: EDAC: armada_xp: Add support for more SoCs The Armada 38x and other integrated SoCs use a reduced pin count so the width of the SDRAM interface is smaller than the Armada XP SoCs. This means that the definition of "full" and "half" width is reduced from 64/32 to 32/16. Signed-off-by: Chris Packham Signed-off-by: Russell King --- drivers/edac/armada_xp_edac.c | 5 +++++ 1 file changed, 5 insertions(+) (limited to 'drivers/edac/armada_xp_edac.c') diff --git a/drivers/edac/armada_xp_edac.c b/drivers/edac/armada_xp_edac.c index 3759a4fbbdee..7f227bdcbc84 100644 --- a/drivers/edac/armada_xp_edac.c +++ b/drivers/edac/armada_xp_edac.c @@ -332,6 +332,11 @@ static int axp_mc_probe(struct platform_device *pdev) axp_mc_read_config(mci); + /* These SoCs have a reduced width bus */ + if (of_machine_is_compatible("marvell,armada380") || + of_machine_is_compatible("marvell,armadaxp-98dx3236")) + drvdata->width /= 2; + /* configure SBE threshold */ /* it seems that SBEs are not captured otherwise */ writel(1 << SDRAM_ERR_CTRL_THR_OFFSET, drvdata->base + SDRAM_ERR_CTRL_REG); -- cgit v1.2.3