drivers/misc/habanalabs/include/gaudi2/asic_reg/xbar_edge_0_regs.h


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199

/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2016-2020 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_XBAR_EDGE_0_REGS_H_
#define ASIC_REG_XBAR_EDGE_0_REGS_H_

/*
 *****************************************
 *   XBAR_EDGE_0
 *   (Prototype: XBAR)
 *****************************************
 */

#define mmXBAR_EDGE_0_LBW_HIF0_BASE_ADDR 0x4D48000

#define mmXBAR_EDGE_0_LBW_HIF0_ADDR_MASK 0x4D48004

#define mmXBAR_EDGE_0_LBW_HIF1_BASE_ADDR 0x4D48008

#define mmXBAR_EDGE_0_LBW_HIF1_ADDR_MASK 0x4D4800C

#define mmXBAR_EDGE_0_LBW_HMMU0_BASE_ADDR 0x4D48010

#define mmXBAR_EDGE_0_LBW_HMMU0_ADDR_MASK 0x4D48014

#define mmXBAR_EDGE_0_LBW_HMMU1_BASE_ADDR 0x4D48018

#define mmXBAR_EDGE_0_LBW_HMMU1_ADDR_MASK 0x4D4801C

#define mmXBAR_EDGE_0_LBW_EDMA_BASE_ADDR0 0x4D48020

#define mmXBAR_EDGE_0_LBW_EDMA_ADDR_MASK0 0x4D48024

#define mmXBAR_EDGE_0_LBW_EDMA_BASE_ADDR1 0x4D48028

#define mmXBAR_EDGE_0_LBW_EDMA_ADDR_MASK1 0x4D4802C

#define mmXBAR_EDGE_0_LBW_HBM_BASE_ADDR0 0x4D48030

#define mmXBAR_EDGE_0_LBW_HBM_ADDR_MASK0 0x4D48034

#define mmXBAR_EDGE_0_LBW_HBM_BASE_ADDR1 0x4D48038

#define mmXBAR_EDGE_0_LBW_HBM_ADDR_MASK1 0x4D4803C

#define mmXBAR_EDGE_0_LBW_XBAR_BASE_ADDR0 0x4D48040

#define mmXBAR_EDGE_0_LBW_XBAR_ADDR_MASK0 0x4D48044

#define mmXBAR_EDGE_0_LBW_XBAR_BASE_ADDR1 0x4D48048

#define mmXBAR_EDGE_0_LBW_XBAR_ADDR_MASK1 0x4D4804C

#define mmXBAR_EDGE_0_DBG_HIF0_BASE_ADDR 0x4D48080

#define mmXBAR_EDGE_0_DBG_HIF0_ADDR_MASK 0x4D48084

#define mmXBAR_EDGE_0_DBG_HIF1_BASE_ADDR 0x4D48088

#define mmXBAR_EDGE_0_DBG_HIF1_ADDR_MASK 0x4D4808C

#define mmXBAR_EDGE_0_DBG_HMMU0_BASE_ADDR 0x4D48090

#define mmXBAR_EDGE_0_DBG_HMMU0_ADDR_MASK 0x4D48094

#define mmXBAR_EDGE_0_DBG_HMMU1_BASE_ADDR 0x4D48098

#define mmXBAR_EDGE_0_DBG_HMMU1_ADDR_MASK 0x4D4809C

#define mmXBAR_EDGE_0_DBG_EDMA_BASE_ADDR0 0x4D480A0

#define mmXBAR_EDGE_0_DBG_EDMA_ADDR_MASK0 0x4D480A4

#define mmXBAR_EDGE_0_DBG_EDMA_BASE_ADDR1 0x4D480A8

#define mmXBAR_EDGE_0_DBG_EDMA_ADDR_MASK1 0x4D480AC

#define mmXBAR_EDGE_0_DBG_HBM_BASE_ADDR0 0x4D480B0

#define mmXBAR_EDGE_0_DBG_HBM_ADDR_MASK0 0x4D480B4

#define mmXBAR_EDGE_0_DBG_HBM_BASE_ADDR1 0x4D480B8

#define mmXBAR_EDGE_0_DBG_HBM_ADDR_MASK1 0x4D480BC

#define mmXBAR_EDGE_0_DBG_XBAR_BASE_ADDR0 0x4D480C0

#define mmXBAR_EDGE_0_DBG_XBAR_ADDR_MASK0 0x4D480C4

#define mmXBAR_EDGE_0_DBG_XBAR_BASE_ADDR1 0x4D480C8

#define mmXBAR_EDGE_0_DBG_XBAR_ADDR_MASK1 0x4D480CC

#define mmXBAR_EDGE_0_LBW_INTERNAL_ADDR_RGF 0x4D480D0

#define mmXBAR_EDGE_0_DBG_INTERNAL_ADDR_FUN 0x4D480D4

#define mmXBAR_EDGE_0_EMEM_HBM_BIT_LOCATION 0x4D48100

#define mmXBAR_EDGE_0_EMEM_PC_BIT_LOCATION 0x4D48104

#define mmXBAR_EDGE_0_HIF_WR_RS_CH_LOCATION 0x4D48108

#define mmXBAR_EDGE_0_HBW_MST_ARB_WEIGHT 0x4D4810C

#define mmXBAR_EDGE_0_MMU_PC_IDX_MAP_0 0x4D48110

#define mmXBAR_EDGE_0_MMU_PC_IDX_MAP_1 0x4D48114

#define mmXBAR_EDGE_0_MMU_RD_LL_ARB_0 0x4D48120

#define mmXBAR_EDGE_0_MMU_RD_LL_ARB_1 0x4D48124

#define mmXBAR_EDGE_0_MMU_WR_LL_ARB_0 0x4D48128

#define mmXBAR_EDGE_0_MMU_WR_LL_ARB_1 0x4D4812C

#define mmXBAR_EDGE_0_HBM_USER_RESP_OVR_0 0x4D48130

#define mmXBAR_EDGE_0_HBM_USER_RESP_OVR_1 0x4D48134

#define mmXBAR_EDGE_0_RL_RD_0 0x4D48140

#define mmXBAR_EDGE_0_RL_RD_1 0x4D48144

#define mmXBAR_EDGE_0_RL_RD_2 0x4D48148

#define mmXBAR_EDGE_0_RL_RD_3 0x4D4814C

#define mmXBAR_EDGE_0_RL_RD_4 0x4D48150

#define mmXBAR_EDGE_0_RL_RD_5 0x4D48154

#define mmXBAR_EDGE_0_RL_RD_6 0x4D48158

#define mmXBAR_EDGE_0_RL_RD_7 0x4D4815C

#define mmXBAR_EDGE_0_RL_RD_8 0x4D48160

#define mmXBAR_EDGE_0_RL_RD_9 0x4D48164

#define mmXBAR_EDGE_0_RL_RD_10 0x4D48168

#define mmXBAR_EDGE_0_RL_RD_11 0x4D4816C

#define mmXBAR_EDGE_0_RL_WR_0 0x4D48180

#define mmXBAR_EDGE_0_RL_WR_1 0x4D48184

#define mmXBAR_EDGE_0_RL_WR_2 0x4D48188

#define mmXBAR_EDGE_0_RL_WR_3 0x4D4818C

#define mmXBAR_EDGE_0_RL_WR_4 0x4D48190

#define mmXBAR_EDGE_0_RL_WR_5 0x4D48194

#define mmXBAR_EDGE_0_RL_WR_6 0x4D48198

#define mmXBAR_EDGE_0_RL_WR_7 0x4D4819C

#define mmXBAR_EDGE_0_RL_WR_8 0x4D481A0

#define mmXBAR_EDGE_0_RL_WR_9 0x4D481A4

#define mmXBAR_EDGE_0_RL_WR_10 0x4D481A8

#define mmXBAR_EDGE_0_RL_WR_11 0x4D481AC

#define mmXBAR_EDGE_0_E2E_CRDT_SLV_0 0x4D481B0

#define mmXBAR_EDGE_0_E2E_CRDT_SLV_1 0x4D481B4

#define mmXBAR_EDGE_0_E2E_CRDT_SLV_2 0x4D481B8

#define mmXBAR_EDGE_0_E2E_CRDT_DEBUG 0x4D481BC

#define mmXBAR_EDGE_0_UPSCALE 0x4D481C0

#define mmXBAR_EDGE_0_DOWN_CONV 0x4D481C4

#define mmXBAR_EDGE_0_DOWN_CONV_LFSR_EN 0x4D481D0

#define mmXBAR_EDGE_0_DOWN_CONV_LFSR_SET_VLD 0x4D481D4

#define mmXBAR_EDGE_0_DOWN_CONV_LFSR_SET_VALUE 0x4D481D8

#define mmXBAR_EDGE_0_DOWN_CONV_LFSR_CFG_POLY 0x4D481DC

#endif /* ASIC_REG_XBAR_EDGE_0_REGS_H_ */